[Intel-gfx] [RFC] xf86-video-intel: enable hw-generated binding tables
Chris Wilson
chris at chris-wilson.co.uk
Tue Apr 22 17:23:12 CEST 2014
On Tue, Apr 22, 2014 at 06:16:34PM +0300, Abdiel Janulgue wrote:
> This patch series enables resource streamer for xf86-video-intel UXA.
>
> Fixes i965 Mesa driver that makes use of resource streamer optimization
> to survive a full piglit run without bricking the machine. Previously,
> I get random hungs when doing a full piglit round when enabling RS.
> After months of head-scratching, I noticed I didn't quite pay attention
> to this small detail in bspec:
>
> "The binding table generator feature has a simple all or nothing
> model. If HW generated binding tables are enabled, the driver must enable
> the pool and use 3D_HW_BINDING_TABLE_POINTER_* commands."
>
> I realized that our xf86-video-intel driver is piping out 3D commands
> as well that used the older manual-generated binding table format
> that caused a conflict when Mesa is using the hw-generated binding table
> format.
This has to be per-context right? Otherwise how do you intend to
coordinate multiple clients submitting to the kernel using incompatible
command sets? Even in the restricted X/DRI sense, how do you intend to
negotiate which to use?
-Chris
--
Chris Wilson, Intel Open Source Technology Centre
More information about the Intel-gfx
mailing list