[Intel-gfx] [PATCH] drm/i915: save/restore GMBUS freq across suspend/resume on gen4

Jani Nikula jani.nikula at linux.intel.com
Thu Dec 11 05:41:18 PST 2014


On Wed, 10 Dec 2014, Jesse Barnes <jbarnes at virtuousgeek.org> wrote:
> On Wed, 10 Dec 2014 22:35:37 +0200
> Ville Syrjälä <ville.syrjala at linux.intel.com> wrote:
>
>> On Wed, Dec 10, 2014 at 12:16:05PM -0800, Jesse Barnes wrote:
>> > Should probably just init this in the GMbus code all the time,
>> > based on the cdclk and HPLL like we do on newer platforms.  Ville
>> > has code for that in a rework branch, but until then we can fix
>> > this bug fairly easily.
>> > 
>> > References: https://bugs.freedesktop.org/show_bug.cgi?id=76301
>> > Signed-off-by: Jesse Barnes <jbarnes at virtuousgeek.org>
>> 
>> My cdclk extraction code doesn't seem to agree with this register for
>> this particular bug reporter at least. So I think I need to go double
>> check my code. The other options are that GMBUS clock isn't derived
>> from cdclk on that platform, or that the HPLL/cdclk bits in configdb
>> are simply not valid for this particular chipset.
>> 
>> In the meantime however, we can at least get some machines working
>> with this patch. I'm not entirely sure which platforms have this
>> register, but IS_GEN4() looks safe enough since my 946GZ has it and
>> the reporter has a G41.
>> 
>> Reviewed-by: Ville Syrjälä <ville.syrjala at linux.intel.com>
>
> Great, thanks.  Jani, can you pick this up?  I'll bounce the original
> over to stable@ too.

Pushed to drm-intel-next-fixes, with cc: stable added. Thanks for the
patch and review.

BR,
Jani


>
> Thanks,
> Jesse
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx at lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/intel-gfx

-- 
Jani Nikula, Intel Open Source Technology Center


More information about the Intel-gfx mailing list