[Intel-gfx] [PATCH] drm/i915: Allow reading the TIMESTAMP register on Gen8.
Daniel Vetter
daniel at ffwll.ch
Wed Jan 22 10:48:45 CET 2014
On Tue, Jan 21, 2014 at 02:42:38PM -0800, Kenneth Graunke wrote:
> Nothing's changed here; we just need to bump the generation check.
>
> Signed-off-by: Kenneth Graunke <kenneth at whitecape.org>
Merged to -fixes to avoid hassles with ABI negotation - 3.14 is the first
officially supported bdw platform anyway.
-Daniel
> ---
> drivers/gpu/drm/i915/intel_uncore.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/gpu/drm/i915/intel_uncore.c b/drivers/gpu/drm/i915/intel_uncore.c
> index 646fecf..c628414 100644
> --- a/drivers/gpu/drm/i915/intel_uncore.c
> +++ b/drivers/gpu/drm/i915/intel_uncore.c
> @@ -805,7 +805,7 @@ static const struct register_whitelist {
> uint32_t size;
> uint32_t gen_bitmask; /* support gens, 0x10 for 4, 0x30 for 4 and 5, etc. */
> } whitelist[] = {
> - { RING_TIMESTAMP(RENDER_RING_BASE), 8, 0xF0 },
> + { RING_TIMESTAMP(RENDER_RING_BASE), 8, 0x1F0 },
> };
>
> int i915_reg_read_ioctl(struct drm_device *dev,
> --
> 1.8.4.2
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx at lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/intel-gfx
--
Daniel Vetter
Software Engineer, Intel Corporation
+41 (0) 79 365 57 48 - http://blog.ffwll.ch
More information about the Intel-gfx
mailing list