[Intel-gfx] [PATCH 1/2] drm/i915: enable HiZ Raw Stall Optimization on HSW

[Ville Syrjälä]

On Thu, Jan 30, 2014 at 01:10:07PM +0100, Daniel Vetter wrote:
> On Wed, Jan 29, 2014 at 06:23:40PM -0800, Matt Turner wrote:
> > On Wed, Jan 29, 2014 at 9:56 AM, Daniel Vetter <daniel at ffwll.ch> wrote:
> > > On Tue, Jan 28, 2014 at 6:29 AM, Chia-I Wu <olvaffe at gmail.com> wrote:
> > >> From: Chia-I Wu <olv at lunarg.com>
> > >>
> > >> The optimization is available on Ivy Bridge and later, and is disabled by
> > >> default.  Enabling it helps certain workloads such as GLBenchmark TRex test.
> > >>
> > >> No piglit regression.
> > >>
> > >> v2
> > >>  - no need to save the register before suspend as init_clock_gating can
> > >>    correctly program it after resume
> > >>  - split IVB change to another commit
> > >>
> > >> Signed-off-by: Chia-I Wu <olv at lunarg.com>
> > >
> > > What about byt?
> > > -Daniel
> > 
> > In the previous thread, Ville pointed out that the documentation
> > doesn't say anything about BYT for this bit, so it's unknown whether
> > it's supported, and Chia-I said
> > 
> > > Though I will leave BDW/VLV out as I do not have the hardware.
> > 
> > I do have BYT, so I'll check it out, but this patch can go in without
> > it that information, since Chia-I took Ville's advice and split the
> > patches into per-generation hunks.
> 
> Make sense. Patches merged and I'll happily pull in the byt update if that
> one checks out ok.

and bdw also needs this (bspec says hsw+)

-- 
Ville Syrjälä
Intel OTC