[Intel-gfx] [PATCH 0/6] Rendering Specific HW Workarounds for VLV

sourab.gupta at intel.com sourab.gupta at intel.com
Mon Mar 24 18:30:01 CET 2014


From: Sourab Gupta <sourab.gupta at intel.com>

This patch series adds rendering specific HW workarounds for VLV platform.
These patches leads to stable behavior on VLV, especially
when playing 3D Apps, benchmarks.

This patch series consolidates the earlier patch set in a clean thread 
and adds the in-patch changelogs which we had missed out earlier.
The comments received on earlier patches are addressed.

Akash Goel (6):
  drm/i915/vlv: Added a rendering specific Hw WA
    'WaTlbInvalidateStoreDataBefore'
  drm/i915/vlv: Added a rendering specific Hw WA     
    'WaSendDummy3dPrimitveAfterSetContext'
  drm/i915: Enabling the TLB invalidate bit in GFX Mode register
  drm/i915/vlv: Remove the enabling of VS_TIMER_DISPATCH bit in MI MODE
    reg
  drm/i915/vlv:Implement the WA 'WaDisable_RenderCache_OperationalFlush'
  drm/i915/vlv: Modifying WA 'WaDisableL3Bank2xClockGate for vlv

 drivers/gpu/drm/i915/i915_gem_context.c | 54 +++++++++++++++++++++++++++++++--
 drivers/gpu/drm/i915/i915_reg.h         |  4 +++
 drivers/gpu/drm/i915/intel_pm.c         | 10 ++++--
 drivers/gpu/drm/i915/intel_ringbuffer.c | 39 ++++++++++++++++++++++--
 drivers/gpu/drm/i915/intel_ringbuffer.h |  1 +
 5 files changed, 102 insertions(+), 6 deletions(-)

-- 
1.8.5.1




More information about the Intel-gfx mailing list