[Intel-gfx] [PATCH 2/3] drm/i915: Change Mipi register definitions

Damien Lespiau damien.lespiau at intel.com
Fri May 30 17:10:48 CEST 2014


On Fri, May 30, 2014 at 08:12:34PM +0530, Shashank Sharma wrote:
> Re-define MIPI register definitions in such a way that most of
> the existing DSI code can be re-used for future platforms. Register
> definitions are re-written using MMIO offset variable, so that without
> changing the existing sequence, same code can be generically applied.
> 
> V4: Addressing review comments by Damien and Ville, splitting into two patches
> This patch removes all the un-necessary formatting changes from previous patch.

> Signed-off-by: Shashank Sharma <shashank.sharma at intel.com>

Almost :) you still have th s/pipe/tc/ change in there.

-- 
Damien



More information about the Intel-gfx mailing list