[Intel-gfx] [PATCH 2/2] drm/i915: Gen9 shadowed registers
shuang.he at intel.com
shuang.he at intel.com
Sat Nov 22 08:22:46 CET 2014
Tested-By: PRC QA PRTS (Patch Regression Test System Contact: shuang.he at intel.com)
-------------------------------------Summary-------------------------------------
Platform Delta drm-intel-nightly Series Applied
PNV 367/367 367/367
ILK +2 373/375 375/375
SNB 450/450 450/450
IVB -2 503/503 501/503
BYT 289/289 289/289
HSW -3 567/567 564/567
BDW 417/417 417/417
-------------------------------------Detailed-------------------------------------
Platform Test drm-intel-nightly Series Applied
ILK igt_kms_flip_flip-vs-panning NSPT(1, M26) PASS(2, M37)
ILK igt_kms_flip_nonexisting-fb DMESG_WARN(1, M26) PASS(2, M37)
IVB igt_gem_bad_reloc_negative-reloc PASS(1, M21) NSPT(2, M34)
IVB igt_gem_bad_reloc_negative-reloc-lut PASS(1, M21) NSPT(1, M34)PASS(1, M34)
HSW igt_gem_bad_reloc_negative-reloc-lut PASS(1, M19) NSPT(2, M40)
HSW igt_kms_rotation_crc_primary-rotation PASS(1, M19) DMESG_WARN(1, M40)PASS(1, M40)
HSW igt_pm_rc6_residency_rc6-accuracy PASS(1, M19) FAIL(1, M40)PASS(1, M40)
More information about the Intel-gfx
mailing list