[Intel-gfx] [PATCH 0/5] drm/i915: Random pile of VLV/CHV fixes

ville.syrjala at linux.intel.com ville.syrjala at linux.intel.com
Thu Oct 16 19:52:29 CEST 2014


From: Ville Syrjälä <ville.syrjala at linux.intel.com>

I've been staring at the VLV/CHV code a lot lately and I spotted several
small issues here and there. A few of those are bugs I myself created by
acciend. This series fixes those.

I also included a patch to program some new plane/pipe registers on CHV
which are needed to get any kind of sane picture on the screen from pipe B.

Ville Syrjälä (5):
  drm/i915: Don't claim that we're resetting PCH ADPA register
  drm/i915: Fix GMBUSFREQ on vlv/chv
  drm/i915: Fix chv PCS DW11 register defines
  drm/i915: Do vlv cmnlane toggle w/a in more cases
  drm/i915: Initialize new chv primary plane and pipe blender registers

 drivers/gpu/drm/i915/i915_reg.h         | 29 ++++++++++++++++++++++++++---
 drivers/gpu/drm/i915/intel_crt.c        |  2 +-
 drivers/gpu/drm/i915/intel_display.c    | 15 ++++++++++++++-
 drivers/gpu/drm/i915/intel_runtime_pm.c |  7 ++-----
 drivers/gpu/drm/i915/intel_sprite.c     |  2 ++
 5 files changed, 45 insertions(+), 10 deletions(-)

-- 
2.0.4




More information about the Intel-gfx mailing list