[Intel-gfx] [PATCH 28/89] drm/i915/skl: SKL pipe misc programming

Rodrigo Vivi rodrigo.vivi at gmail.com
Wed Sep 17 03:43:50 CEST 2014


Again, PIPE_MISC has differences, but this dither set part is identical!

So:
Reviewed-by: Rodrigo Vivi <rodrigo.vivi at intel.com>

On Thu, Sep 4, 2014 at 4:26 AM, Damien Lespiau <damien.lespiau at intel.com>
wrote:

> From: Satheeshakrishna M <satheeshakrishna.m at intel.com>
>
> Pipe misc programming in gen9 is similar to BDW. Extending the BDW
> implementation to gen 9.
>
> Signed-off-by: Satheeshakrishna M <satheeshakrishna.m at intel.com>
> Signed-off-by: Damien Lespiau <damien.lespiau at intel.com>
> ---
>  drivers/gpu/drm/i915/intel_display.c | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/gpu/drm/i915/intel_display.c
> b/drivers/gpu/drm/i915/intel_display.c
> index 6ad8098..bffabfd 100644
> --- a/drivers/gpu/drm/i915/intel_display.c
> +++ b/drivers/gpu/drm/i915/intel_display.c
> @@ -7022,7 +7022,7 @@ static void haswell_set_pipeconf(struct drm_crtc
> *crtc)
>         I915_WRITE(GAMMA_MODE(intel_crtc->pipe), GAMMA_MODE_MODE_8BIT);
>         POSTING_READ(GAMMA_MODE(intel_crtc->pipe));
>
> -       if (IS_BROADWELL(dev)) {
> +       if (IS_BROADWELL(dev) || INTEL_INFO(dev)->gen >= 9) {
>                 val = 0;
>
>                 switch (intel_crtc->config.pipe_bpp) {
> --
> 1.8.3.1
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx at lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/intel-gfx
>



-- 
Rodrigo Vivi
Blog: http://blog.vivi.eng.br
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.freedesktop.org/archives/intel-gfx/attachments/20140916/62a629da/attachment.html>


More information about the Intel-gfx mailing list