[Intel-gfx] [PATCH] drm: Adding edp1.4 specific dpcd macros
shuang.he at intel.com
shuang.he at intel.com
Thu Feb 19 02:31:58 PST 2015
Tested-By: PRC QA PRTS (Patch Regression Test System Contact: shuang.he at intel.com)
Task id: 5793
-------------------------------------Summary-------------------------------------
Platform Delta drm-intel-nightly Series Applied
PNV -7 277/277 270/277
ILK 313/313 313/313
SNB 309/309 309/309
IVB 382/382 382/382
BYT 296/296 296/296
HSW 425/425 425/425
BDW -1 318/318 317/318
-------------------------------------Detailed-------------------------------------
Platform Test drm-intel-nightly Series Applied
*PNV igt_gem_evict_everything_minor-normal PASS(2) DMESG_WARN(1)PASS(1)
*PNV igt_gem_fence_thrash_bo-write-verify-none NRUN(1)PASS(5) FAIL(1)PASS(1)
*PNV igt_gem_fence_thrash_bo-write-verify-x PASS(6) FAIL(1)PASS(1)
*PNV igt_gem_fence_thrash_bo-write-verify-y NO_RESULT(1)PASS(5) FAIL(1)PASS(1)
*PNV igt_gem_set_tiling_vs_blt_tiled-to-tiled PASS(2) FAIL(1)PASS(1)
*PNV igt_gem_set_tiling_vs_blt_tiled-to-untiled PASS(3) FAIL(1)PASS(1)
PNV igt_gem_userptr_blits_coherency-sync NO_RESULT(1)CRASH(3)PASS(4) CRASH(2)
*BDW igt_gem_gtt_hog PASS(11) DMESG_WARN(1)PASS(1)
Note: You need to pay more attention to line start with '*'
More information about the Intel-gfx
mailing list