[Intel-gfx] [PATCH mesa v2] i965/gen8+: bo in state base address must be in 32-bit address range
Chris Wilson
chris at chris-wilson.co.uk
Thu Jul 2 07:05:47 PDT 2015
On Thu, Jul 02, 2015 at 02:53:45PM +0100, Michel Thierry wrote:
> >I would have just exposed setting the flag on the execobject. That way you
> >still have existing userspace safe by default, can set a
> >bufmgr-level flag to enable 48bit support by default and then
> >individually turn off 48bit support for the couple of buffers that
> >require it.
> >
> So, something more like v1? http://mid.gmane.org/1435062089-19877-2-git-send-email-michel.thierry@intel.com
>
> (apart of the hacky macro name)
Yes. I value having those 2-dwords marked as being the relocation
address even if the top dword must be zero.
You can adopt the libdrm interface Ben suggested underneath the
macros, but having it marked as being both a 64-bit relocation and a w/a
in the source is pricless imo.
-Chris
--
Chris Wilson, Intel Open Source Technology Centre
More information about the Intel-gfx
mailing list