[Intel-gfx] [PATCH] drm/i915: Export total subslice and EU counts
Daniel Vetter
daniel at ffwll.ch
Tue Mar 3 00:56:49 PST 2015
On Tue, Mar 03, 2015 at 09:54:39AM +0100, Daniel Vetter wrote:
> On Mon, Mar 02, 2015 at 03:37:32PM -0800, jeff.mcgee at intel.com wrote:
> > From: Jeff McGee <jeff.mcgee at intel.com>
> >
> > Setup new I915_GETPARAM ioctl entries for subslice total and
> > EU total. Userspace drivers need these values when constructing
> > GPGPU commands. This kernel query method is intended to replace
> > the PCI ID-based tables that userspace drivers currently maintain.
> > The kernel driver can employ fuse register reads as needed to
> > ensure the most accurate determination of GT config attributes.
> > This first became important with Cherryview in which the config
> > could differ between devices with the same PCI ID.
> >
> > The kernel detection of these values is device-specific and not
> > included in this patch. Because zero is not a valid value for any of
> > these parameters, a value of zero is interpreted as unknown for the
> > device. Userspace drivers should continue to maintain ID-based tables
> > for older devices not supported by the new query method.
> >
> > For: VIZ-4636
> > Signed-off-by: Jeff McGee <jeff.mcgee at intel.com>
> > ---
> > drivers/gpu/drm/i915/i915_dma.c | 10 ++++++++++
> > include/uapi/drm/i915_drm.h | 2 ++
> > 2 files changed, 12 insertions(+)
> >
> > diff --git a/drivers/gpu/drm/i915/i915_dma.c b/drivers/gpu/drm/i915/i915_dma.c
> > index 053e178..9350ea2 100644
> > --- a/drivers/gpu/drm/i915/i915_dma.c
> > +++ b/drivers/gpu/drm/i915/i915_dma.c
> > @@ -150,6 +150,16 @@ static int i915_getparam(struct drm_device *dev, void *data,
> > case I915_PARAM_MMAP_VERSION:
> > value = 1;
> > break;
> > + case I915_PARAM_SUBSLICE_TOTAL:
> > + value = INTEL_INFO(dev)->subslice_total;
> > + if (!value)
> > + return -ENODEV;
> > + break;
> > + case I915_PARAM_EU_TOTAL:
> > + value = INTEL_INFO(dev)->eu_total;
> > + if (!value)
> > + return -ENODEV;
>
> I need the corresponding userspace support before I can merged this.
Strike that, I've missed the beignet support. As soon as beignet
maintainers have that reviewed I can pull this in.
-Daniel
--
Daniel Vetter
Software Engineer, Intel Corporation
+41 (0) 79 365 57 48 - http://blog.ffwll.ch
More information about the Intel-gfx
mailing list