[Intel-gfx] [PATCH 08/49] drm/i915/bxt: Broxton DDB is 512 blocks

Antti Koskipää antti.koskipaa at linux.intel.com
Mon Mar 23 03:24:20 PDT 2015


Reviewed-by: Antti Koskipää <antti.koskipaa at linux.intel.com>

On 03/17/2015 11:39 AM, Imre Deak wrote:
> From: Damien Lespiau <damien.lespiau at intel.com>
> 
> Signed-off-by: Damien Lespiau <damien.lespiau at intel.com>
> ---
>  drivers/gpu/drm/i915/intel_pm.c | 6 +++++-
>  1 file changed, 5 insertions(+), 1 deletion(-)
> 
> diff --git a/drivers/gpu/drm/i915/intel_pm.c b/drivers/gpu/drm/i915/intel_pm.c
> index 288c9d2..b89ab4d 100644
> --- a/drivers/gpu/drm/i915/intel_pm.c
> +++ b/drivers/gpu/drm/i915/intel_pm.c
> @@ -2538,6 +2538,7 @@ static bool ilk_disable_lp_wm(struct drm_device *dev)
>   */
>  
>  #define SKL_DDB_SIZE		896	/* in blocks */
> +#define BXT_DDB_SIZE		512
>  
>  static void
>  skl_ddb_get_pipe_allocation_limits(struct drm_device *dev,
> @@ -2556,7 +2557,10 @@ skl_ddb_get_pipe_allocation_limits(struct drm_device *dev,
>  		return;
>  	}
>  
> -	ddb_size = SKL_DDB_SIZE;
> +	if (IS_BROXTON(dev))
> +		ddb_size = BXT_DDB_SIZE;
> +	else
> +		ddb_size = SKL_DDB_SIZE;
>  
>  	ddb_size -= 4; /* 4 blocks for bypass path allocation */
>  
> 



More information about the Intel-gfx mailing list