[Intel-gfx] [PATCH 00/15] Making DP link training code more readable
Ander Conselvan de Oliveira
ander.conselvan.de.oliveira at intel.com
Mon Oct 5 00:01:12 PDT 2015
Hi,
This patch series attempts to make the DP link training code more readable
by splitting the code to a separate file and doing some small improvements
here and there. There is still more work to be done, but I figured I'll
send these out before I drown in unmerged patches.
I used the tests I described in an earlier email to test these. The latest
code for the tests can be found on the following github repo:
https://github.com/anderco/linux/tree/link-training
Thanks,
Ander
Ander Conselvan de Oliveira (15):
drm/i915: Rename DP link training functions
drm/i915: Don't pass *DP around to link training functions
drm/i915: Split intel_dp_update_link_train()
drm/i915: Split write of pattern to DP reg from
intel_dp_set_link_train
drm/i915: Don't call intel_dp_set_signal_levels() on link train reset
drm/i915: Move generic link training code to a separate file
drm/i915: Create intel_dp->prepare_link_retrain() hook
drm/i915: Make intel_dp_source_supports_hbr2() take an intel_dp
pointer
drm/i915: Move link training setup code to separate functions
drm/i915: Move test for max voltage on all lanes to separate function
drm/i915: Add function for getting the current link training voltage
drm/i915: Split full retries loop out of clock recovery code
drm/i915: Make the link training test for same voltage 5 times smaller
drm/i915: Move the voltage changed check into intel_get_adjust_train()
drm/i915: Add missing newline to link training debug message
drivers/gpu/drm/i915/Makefile | 1 +
drivers/gpu/drm/i915/intel_ddi.c | 9 +-
drivers/gpu/drm/i915/intel_dp.c | 343 +++---------------------
drivers/gpu/drm/i915/intel_dp_link_training.c | 360 ++++++++++++++++++++++++++
drivers/gpu/drm/i915/intel_dp_mst.c | 1 -
drivers/gpu/drm/i915/intel_drv.h | 23 +-
6 files changed, 415 insertions(+), 322 deletions(-)
create mode 100644 drivers/gpu/drm/i915/intel_dp_link_training.c
--
2.4.3
More information about the Intel-gfx
mailing list