[Intel-gfx] [PATCH 3/3] drm/i915/chv: remove pre-production hardware workarounds

kbuild test robot lkp at intel.com
Wed Oct 7 01:31:51 PDT 2015


Hi Jani,

[auto build test WARNING on v4.3-rc4 -- if it's inappropriate base, please ignore]

config: x86_64-randconfig-x006-201540 (attached as .config)
reproduce:
        # save the attached .config to linux build tree
        make ARCH=x86_64 

All warnings (new ones prefixed by >>):

   drivers/gpu/drm/i915/intel_pm.c: In function 'cherryview_rps_guar_freq':
>> drivers/gpu/drm/i915/intel_pm.c:5187:21: warning: unused variable 'dev' [-Wunused-variable]
     struct drm_device *dev = dev_priv->dev;
                        ^

vim +/dev +5187 drivers/gpu/drm/i915/intel_pm.c

965cb130 Jani Nikula 2015-10-07  5171  
2b6b3a09 Deepak S    2014-05-27  5172  	return rp0;
2b6b3a09 Deepak S    2014-05-27  5173  }
2b6b3a09 Deepak S    2014-05-27  5174  
2b6b3a09 Deepak S    2014-05-27  5175  static int cherryview_rps_rpe_freq(struct drm_i915_private *dev_priv)
2b6b3a09 Deepak S    2014-05-27  5176  {
2b6b3a09 Deepak S    2014-05-27  5177  	u32 val, rpe;
2b6b3a09 Deepak S    2014-05-27  5178  
2b6b3a09 Deepak S    2014-05-27  5179  	val = vlv_punit_read(dev_priv, PUNIT_GPU_DUTYCYCLE_REG);
2b6b3a09 Deepak S    2014-05-27  5180  	rpe = (val >> PUNIT_GPU_DUTYCYCLE_RPE_FREQ_SHIFT) & PUNIT_GPU_DUTYCYCLE_RPE_FREQ_MASK;
2b6b3a09 Deepak S    2014-05-27  5181  
2b6b3a09 Deepak S    2014-05-27  5182  	return rpe;
2b6b3a09 Deepak S    2014-05-27  5183  }
2b6b3a09 Deepak S    2014-05-27  5184  
7707df4a Deepak S    2014-07-12  5185  static int cherryview_rps_guar_freq(struct drm_i915_private *dev_priv)
7707df4a Deepak S    2014-07-12  5186  {
095acd5f Deepak S    2015-01-17 @5187  	struct drm_device *dev = dev_priv->dev;
7707df4a Deepak S    2014-07-12  5188  	u32 val, rp1;
7707df4a Deepak S    2014-07-12  5189  
095acd5f Deepak S    2015-01-17  5190  	val = vlv_punit_read(dev_priv, FB_GFX_FMAX_AT_VMAX_FUSE);
095acd5f Deepak S    2015-01-17  5191  	rp1 = (val & FB_GFX_FREQ_FUSE_MASK);
965cb130 Jani Nikula 2015-10-07  5192  
7707df4a Deepak S    2014-07-12  5193  	return rp1;
7707df4a Deepak S    2014-07-12  5194  }
7707df4a Deepak S    2014-07-12  5195  

:::::: The code at line 5187 was first introduced by commit
:::::: 095acd5f8739aa8322820d460e617898baf092df drm/i915: New offset for reading frequencies on CHV.

:::::: TO: Deepak S <deepak.s at linux.intel.com>
:::::: CC: Daniel Vetter <daniel.vetter at ffwll.ch>

---
0-DAY kernel test infrastructure                Open Source Technology Center
https://lists.01.org/pipermail/kbuild-all                   Intel Corporation
-------------- next part --------------
A non-text attachment was scrubbed...
Name: .config.gz
Type: application/octet-stream
Size: 29726 bytes
Desc: not available
URL: <http://lists.freedesktop.org/archives/intel-gfx/attachments/20151007/288067ea/attachment-0001.obj>


More information about the Intel-gfx mailing list