[Intel-gfx] [PATCH 0/9] Reorganize how max DP vswing and pre-emph values are stored

Ander Conselvan de Oliveira ander.conselvan.de.oliveira at intel.com
Sun Oct 11 23:25:13 PDT 2015

(I'm resending this due to a typo on intel-gfx@ mailing list address,
sorry for duplications.)


This patch series reorganizes how the limits for DP voltage swing and pre
emphasis are stored. It moves that information into a struct that holds
the data for a given platform or a set of platforms. The if ladder to
chose the right value is then restrict to one function that sets up a
pointer in intel_dp.

I smoke-tested this in a haswell laptop. To verify that the values are
unchanged, I also wrote a small program that exercises the code and
prints the values for different platforms. I then ran it with the old
and new code and verified that there are no differences. The code for
that program is in the link below:


This patch series applies on top of the link training series I sent earlier
this week.


Ander Conselvan de Oliveira (9):
  drm/i915: Merge intel_dp_update_signal_levels() with
  drm/i915: Split setting of vswing and pre_emph levels to separate file
  drm/i915: Introduce struct intel_dp_signal_levels
  drm/i915: Use struct intel_dp_signal_levels for eDP on SNB and IVB
  drm/i915: Use struct intel_dp_signal_levels for VLV
  drm/i915: Use struct intel_dp_signal_levels for CHV
  drm/i915: Use struct intel_dp_signal_levels for DDI platforms
  drm/i915: Remove old functions for maximum DP vswing and pre-emph
  drm/i915: Move ddi_signal_levels() to intel_dp_signal_levels.c

 drivers/gpu/drm/i915/Makefile                 |   1 +
 drivers/gpu/drm/i915/intel_ddi.c              |  78 +--
 drivers/gpu/drm/i915/intel_dp.c               | 534 +-------------------
 drivers/gpu/drm/i915/intel_dp_signal_levels.c | 694 ++++++++++++++++++++++++++
 drivers/gpu/drm/i915/intel_drv.h              |  24 +-
 5 files changed, 724 insertions(+), 607 deletions(-)
 create mode 100644 drivers/gpu/drm/i915/intel_dp_signal_levels.c


More information about the Intel-gfx mailing list