[Intel-gfx] [PATCH v3 00/13] drm/i915: Redesign dmc firmware loading.

Imre Deak imre.deak at intel.com
Wed Oct 28 14:58:54 PDT 2015


This is a rebased version of [1], addressing the review comments. It
depends on Mika's FW version blacklisting/capture patchset [2].

I have added my Reviewed-by to those patches that I only rebased or
updated the commit message, patches 1,4,12 have changes from me, so
someone else would need to review those.

I tested this on BXT and SKL, on SKL-Y with additional patches from
Patrik and Paulo I could reach PC10 state.

[1]
http://lists.freedesktop.org/archives/intel-gfx/2015-August/072921.html

[2]
http://lists.freedesktop.org/archives/intel-gfx/2015-October/078898.html

Animesh Manna (3):
  drm/i915/gen9: csr_init after runtime pm enable
  drm/i915/gen9: Use flush_work to synchronize with dmc loader
  drm/i915/skl: Removed assert for csr-fw-loading check during disabling
    dc6

Daniel Vetter (9):
  drm/i915: use correct power domain for csr loading
  drm/i915/gen9: move assert_csr_loaded into intel_rpm.c
  drm/i915/gen9: Remove csr.state, csr_lock and related code.
  drm/i915/gen9: Align line continuations in intel_csr.c.
  drm/i915/gen9: Simplify csr loading failure printing.
  drm/i915/gen9: Don't try to load garbage dmc firmware on resume
  drm/i915/gen9: Use dev_priv in csr functions
  drm/i915/gen9: extract parse_csr_fw
  drm/i915: Use request_firmware and our own async work

Imre Deak (1):
  drm/i915/gen9: flush DMC fw loading work during system suspend

 drivers/gpu/drm/i915/i915_dma.c         |  10 +-
 drivers/gpu/drm/i915/i915_drv.c         |  40 ++-----
 drivers/gpu/drm/i915/i915_drv.h         |  12 +--
 drivers/gpu/drm/i915/i915_gpu_error.c   |   2 +-
 drivers/gpu/drm/i915/intel_csr.c        | 182 ++++++++++++--------------------
 drivers/gpu/drm/i915/intel_drv.h        |  10 +-
 drivers/gpu/drm/i915/intel_runtime_pm.c |  26 ++---
 7 files changed, 95 insertions(+), 187 deletions(-)

-- 
2.1.4



More information about the Intel-gfx mailing list