[Intel-gfx] [RFC 17/22] drm/i915/slpc: Add i915_slpc_info to debugfs
tom.orourke at intel.com
tom.orourke at intel.com
Wed Jan 20 18:26:19 PST 2016
From: Tom O'Rourke <Tom.O'Rourke at intel.com>
i915_slpc_info shows the contents of SLPC shared data
parsed into text format.
Signed-off-by: Tom O'Rourke <Tom.O'Rourke at intel.com>
---
drivers/gpu/drm/i915/i915_debugfs.c | 161 ++++++++++++++++++++++++++++++++++++
1 file changed, 161 insertions(+)
diff --git a/drivers/gpu/drm/i915/i915_debugfs.c b/drivers/gpu/drm/i915/i915_debugfs.c
index b995d4e..3fc8f83 100644
--- a/drivers/gpu/drm/i915/i915_debugfs.c
+++ b/drivers/gpu/drm/i915/i915_debugfs.c
@@ -1121,6 +1121,166 @@ DEFINE_SIMPLE_ATTRIBUTE(i915_next_seqno_fops,
i915_next_seqno_get, i915_next_seqno_set,
"0x%llx\n");
+static int i915_slpc_info(struct seq_file *m, void *unused)
+{
+ struct drm_info_node *node = m->private;
+ struct drm_device *dev = node->minor->dev;
+ struct drm_i915_private *dev_priv = dev->dev_private;
+ struct drm_i915_gem_object *obj;
+ struct page *page;
+ struct slpc_shared_data *data = NULL;
+ int ret = 0;
+ int i, value;
+ enum slpc_global_state global_state;
+ enum slpc_platform_sku platform_sku;
+ enum slpc_power_plan power_plan;
+ enum slpc_power_source power_source;
+
+ if (HAS_SLPC(dev)) {
+ obj = dev_priv->guc.slpc.shared_data_obj;
+ if (obj) {
+ page = i915_gem_object_get_page(obj, 0);
+ if (page)
+ data = kmap_atomic(page);
+ }
+ }
+
+ if (data) {
+ seq_printf(m, "SLPC Version: %d.%d.%d (0x%8x)\n",
+ data->slpc_version >> 16,
+ (data->slpc_version >> 8) & 0xFF,
+ data->slpc_version & 0xFF,
+ data->slpc_version);
+ seq_printf(m, "shared data size: %d\n", data->shared_data_size);
+
+ seq_printf(m, "global state: (%d) ", data->global_state);
+ global_state = (enum slpc_global_state) data->global_state;
+ switch (global_state) {
+ case SLPC_GLOBAL_STATE_NOT_RUNNING:
+ seq_puts(m, "not running\n");
+ break;
+ case SLPC_GLOBAL_STATE_INITIALIZING:
+ seq_puts(m, "initializing\n");
+ break;
+ case SLPC_GLOBAL_STATE_RESETING:
+ seq_puts(m, "resetting\n");
+ break;
+ case SLPC_GLOBAL_STATE_RUNNING:
+ seq_puts(m, "running\n");
+ break;
+ case SLPC_GLOBAL_STATE_SHUTTING_DOWN:
+ seq_puts(m, "shutting down\n");
+ break;
+ case SLPC_GLOBAL_STATE_ERROR:
+ seq_puts(m, "error\n");
+ break;
+ default:
+ seq_puts(m, "unknown\n");
+ break;
+ }
+
+ seq_printf(m, "sku: (%d) ", data->platform_info.platform_sku);
+ platform_sku = (enum slpc_platform_sku)
+ data->platform_info.platform_sku;
+ switch (platform_sku) {
+ case SLPC_PLATFORM_SKU_UNDEFINED:
+ seq_puts(m, "undefined\n");
+ break;
+ case SLPC_PLATFORM_SKU_ULX:
+ seq_puts(m, "ULX\n");
+ break;
+ case SLPC_PLATFORM_SKU_ULT:
+ seq_puts(m, "ULT\n");
+ break;
+ case SLPC_PLATFORM_SKU_T:
+ seq_puts(m, "T\n");
+ break;
+ case SLPC_PLATFORM_SKU_MOBL:
+ seq_puts(m, "Mobile\n");
+ break;
+ case SLPC_PLATFORM_SKU_DT:
+ seq_puts(m, "DT\n");
+ break;
+ case SLPC_PLATFORM_SKU_UNKNOWN:
+ default:
+ seq_puts(m, "unknown\n");
+ break;
+ }
+ seq_printf(m, "slice count: %d\n",
+ data->platform_info.slice_count);
+
+ seq_printf(m, "power plan/source : (0x%x) ",
+ data->platform_info.power_plan_source);
+ power_plan = (enum slpc_power_plan)
+ data->platform_info.power_plan_source & 0x3F;
+ power_source = (enum slpc_power_source)
+ data->platform_info.power_plan_source >> 6;
+ switch (power_plan) {
+ case SLPC_POWER_PLAN_UNDEFINED:
+ seq_puts(m, "undefined / ");
+ break;
+ case SLPC_POWER_PLAN_BATTERY_SAVER:
+ seq_puts(m, "battery saver / ");
+ break;
+ case SLPC_POWER_PLAN_BALANCED:
+ seq_puts(m, "balanced / ");
+ break;
+ case SLPC_POWER_PLAN_PERFORMANCE:
+ seq_puts(m, "performance / ");
+ break;
+ case SLPC_POWER_PLAN_UNKNOWN:
+ default:
+ seq_puts(m, "unknown / ");
+ break;
+ }
+ switch (power_source) {
+ case SLPC_POWER_SOURCE_UNDEFINED:
+ seq_puts(m, "undefined\n");
+ break;
+ case SLPC_POWER_SOURCE_AC:
+ seq_puts(m, "AC\n");
+ break;
+ case SLPC_POWER_SOURCE_DC:
+ seq_puts(m, "DC\n");
+ break;
+ case SLPC_POWER_SOURCE_UNKNOWN:
+ default:
+ seq_puts(m, "unknown\n");
+ break;
+ }
+
+ seq_printf(m, "IA frequency (MHz): P0 %d P1 %d Pe %d Pn %d\n",
+ data->platform_info.P0_freq * 50,
+ data->platform_info.P1_freq * 50,
+ data->platform_info.Pe_freq * 50,
+ data->platform_info.Pn_freq * 50);
+ seq_printf(m, "RAPL package power limits: 0x%8x 0x%8x\n",
+ data->platform_info.package_rapl_limit_high,
+ data->platform_info.package_rapl_limit_low);
+ seq_printf(m, "task state data: 0x%8x\n",
+ data->task_state_data);
+
+ seq_puts(m, "override parameter bitfield\n");
+ for (i=0; i < SLPC_OVERRIDE_BITFIELD_SIZE; i++)
+ seq_printf(m, "%d: 0x%8x\n", i,
+ data->override_parameters_set_bits[i]);
+
+ seq_puts(m, "override parameters (only non-zero shown)\n");
+ for (i=0; i < SLPC_MAX_OVERRIDE_PARAMETERS; i++) {
+ value = data->override_parameters_values[i];
+ if (value)
+ seq_printf(m, "%d: 0x%8x\n", i, value);
+ }
+
+ kunmap_atomic(data);
+
+ } else {
+ seq_puts(m, "no SLPC info available\n");
+ }
+
+ return ret;
+}
+
static int i915_frequency_info(struct seq_file *m, void *unused)
{
struct drm_info_node *node = m->private;
@@ -5349,6 +5509,7 @@ static const struct drm_info_list i915_debugfs_list[] = {
{"i915_guc_info", i915_guc_info, 0},
{"i915_guc_load_status", i915_guc_load_status_info, 0},
{"i915_guc_log_dump", i915_guc_log_dump, 0},
+ {"i915_slpc_info", i915_slpc_info, 0},
{"i915_frequency_info", i915_frequency_info, 0},
{"i915_hangcheck_info", i915_hangcheck_info, 0},
{"i915_drpc_info", i915_drpc_info, 0},
--
1.9.1
More information about the Intel-gfx
mailing list