[Intel-gfx] [PATCH 0/3] CHV vblank failures when PSR is active

Dhinakaran Pandiyan dhinakaran.pandiyan at intel.com
Thu Jun 9 01:46:01 UTC 2016


IGT vblank tests fail on CHV by timing out on VBIs if PSR is enabled. We
do not get VBIs as the source timing generation is disabled when PSR is
active. The first two patches written by Rodrigo add drm hooks. Patch 3
deactivates PSR when VBI are needed.

[PATCH 1/3] drm: Add vblank prepare and unprepare hooks.
[PATCH 2/3] drm/i915: Move drm_crtc_vblank_get out of disabled
[PATCH 3/3] drm/i915/psr: Do not activate PSR when vblank interrupts


More information about the Intel-gfx mailing list