[Intel-gfx] [PATCH V8] drm/i915/skl: SKL CDCLK change on modeset tracking VCO

Maarten Lankhorst maarten.lankhorst at linux.intel.com
Thu Mar 10 08:08:16 UTC 2016

Op 09-03-16 om 22:58 schreef clinton.a.taylor at intel.com:
> From: Clint Taylor <clinton.a.taylor at intel.com>
> WARNING: Using ChromeOS with an eDP panel and a 4K at 60 DP monitor connected
> to DDI1 the system will hard hang during a cold boot. Occurs when DDI1
> is enabled when the cdclk is less then required. DP connected to DDI2
> and HPD on either port works correctly.
> Set cdclk based on the max required pixel clock based on VCO
> selected. Track boot vco instead of boot cdclk.
> The vco is now tracked at the atomic level and all CRTCs updated if
> the required vco is changed. Not tested with eDP v1.4 panels that
> require 8640 vco due to availability.
> V1: initial version
> V2: add vco tracking in intel_dp_compute_config(), rename
> skl_boot_cdclk.
> V3: rebase, V2 feedback not possible as encoders are not aware of
> atomic.
> V4: track target vco is atomic state. modeset all CRTCs if vco changes
> V5: rename atomic variable, cleaner if/else logic, use existing vco if
>       encoder does not return a new vco value. check_patch.pl cleanup
> V6: simplify logic in intel_modeset_checks.
> V7: reorder an IF for readability and whitespace fix.
> V8: use dev_cdclk for tracking new cdclk during atomic
> Signed-off-by: Clint Taylor <clinton.a.taylor at intel.com>
Is the hang in the commit message introduced by this commit, or fixed by this commit?


More information about the Intel-gfx mailing list