[Intel-gfx] [RFCv3 00/15] Introduce GVT context support

Zhi Wang zhi.a.wang at intel.com
Fri Mar 11 10:59:31 UTC 2016


This patchset is used to discuss and finalize the i915 changes required by
GVT context.

Thanks Joonas/Daniel/Kevin for the comments.

v3:

- Address comments from Joonas/Kevin.
- Add more introductions for better review.
- Factor out and expose some functions in i915_gem_fence.c for fence stealing

This previous review email:

[RFCv2 02/14] drm/i915/gvt: Introduce the basic architecture of GVT-g

http://www.spinics.net/lists/intel-gfx/msg88547.html

[RFCv2 03/14] drm/i915: Introduce host graphics memory/fence partition for GVT-g

http://www.spinics.net/lists/intel-gfx/msg88359.html

Acknowledgment
---------------

iGVT-g implementation is several years effort and many people
contributed to the code. There names are not here yet. In later formal
patchset we will reflect individual's contribution.

Meanwhile, in the previous iGVT-g related discussion, Daniel, Chris
and Joonas ever gave very good inputs. We appreciate them and look
forward to more comments/suggestions from community.

We are trying to get more familiar with i915 and willing to adopt
suggestions to keep improving. We hope to work with community together
to make iGVT-g a great component in i915 to support graphics 
virtualization. Thanks!

Bing Niu (1):
  drm/i915: Introduce host graphics memory partition for GVT-g

Zhi Wang (14):
  drm/i915: factor out i915_pvinfo.h
  drm/i915/gvt: Introduce the basic architecture of GVT-g
  drm/i915: factor out alloc_context_idr() and
    __i915_gem_create_context()
  drm/i915: factor out __create_legacy_hw_context()
  drm/i915: let __i915_gem_context_create() takes context creation
    params
  drm/i915: factor out __intel_lr_context_deferred_alloc()
  drm/i915: Support per-PPGTT address space mode
  drm/i915: generate address mode bit from PPGTT instance
  drm/i915: update PDPs by condition when submit the LRC context
  drm/i915: Introduce execlist context status change notification
  drm/i915: Support context single submission
  drm/i915: Introduce GVT context creation API
  drm/i915: factor out and expose i915_steal_fence()
  drm/i915: expose i915_find_fence_reg()

 drivers/gpu/drm/i915/Kconfig            |  15 +++
 drivers/gpu/drm/i915/Makefile           |   2 +
 drivers/gpu/drm/i915/gvt/Makefile       |   5 +
 drivers/gpu/drm/i915/gvt/debug.h        |  36 +++++
 drivers/gpu/drm/i915/gvt/gvt.c          | 230 ++++++++++++++++++++++++++++++++
 drivers/gpu/drm/i915/gvt/gvt.h          |  84 ++++++++++++
 drivers/gpu/drm/i915/gvt/hypercall.h    |  35 +++++
 drivers/gpu/drm/i915/gvt/mpt.h          |  51 +++++++
 drivers/gpu/drm/i915/i915_dma.c         |  15 +++
 drivers/gpu/drm/i915/i915_drv.h         |  41 ++++++
 drivers/gpu/drm/i915/i915_gem_context.c | 204 ++++++++++++++++++++--------
 drivers/gpu/drm/i915/i915_gem_fence.c   |  46 +++++--
 drivers/gpu/drm/i915/i915_gem_gtt.c     |  92 +++++++------
 drivers/gpu/drm/i915/i915_gem_gtt.h     |   3 +
 drivers/gpu/drm/i915/i915_pvinfo.h      | 113 ++++++++++++++++
 drivers/gpu/drm/i915/i915_vgpu.c        |  31 ++++-
 drivers/gpu/drm/i915/i915_vgpu.h        |  88 +-----------
 drivers/gpu/drm/i915/intel_gvt.c        | 148 ++++++++++++++++++++
 drivers/gpu/drm/i915/intel_gvt.h        |  57 ++++++++
 drivers/gpu/drm/i915/intel_lrc.c        | 146 ++++++++++++++------
 drivers/gpu/drm/i915/intel_lrc.h        |  15 +++
 21 files changed, 1216 insertions(+), 241 deletions(-)
 create mode 100644 drivers/gpu/drm/i915/gvt/Makefile
 create mode 100644 drivers/gpu/drm/i915/gvt/debug.h
 create mode 100644 drivers/gpu/drm/i915/gvt/gvt.c
 create mode 100644 drivers/gpu/drm/i915/gvt/gvt.h
 create mode 100644 drivers/gpu/drm/i915/gvt/hypercall.h
 create mode 100644 drivers/gpu/drm/i915/gvt/mpt.h
 create mode 100644 drivers/gpu/drm/i915/i915_pvinfo.h
 create mode 100644 drivers/gpu/drm/i915/intel_gvt.c
 create mode 100644 drivers/gpu/drm/i915/intel_gvt.h

-- 
1.9.1



More information about the Intel-gfx mailing list