[Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [CI,1/8] drm/i915: Share the computation of ring size for RING_CTL register
Patchwork
patchwork at emeril.freedesktop.org
Tue Oct 4 20:49:27 UTC 2016
== Series Details ==
Series: series starting with [CI,1/8] drm/i915: Share the computation of ring size for RING_CTL register
URL : https://patchwork.freedesktop.org/series/13295/
State : success
== Summary ==
Series 13295v1 Series without cover letter
https://patchwork.freedesktop.org/api/1.0/series/13295/revisions/1/mbox/
Test kms_flip:
Subgroup basic-flip-vs-dpms:
dmesg-warn -> PASS (fi-byt-n2820)
Test kms_psr_sink_crc:
Subgroup psr_basic:
dmesg-warn -> PASS (fi-skl-6700hq)
fi-bdw-5557u total:244 pass:229 dwarn:0 dfail:0 fail:0 skip:15
fi-bsw-n3050 total:244 pass:202 dwarn:0 dfail:0 fail:0 skip:42
fi-bxt-t5700 total:244 pass:214 dwarn:0 dfail:0 fail:0 skip:30
fi-byt-j1900 total:244 pass:210 dwarn:2 dfail:0 fail:1 skip:31
fi-byt-n2820 total:244 pass:208 dwarn:0 dfail:0 fail:1 skip:35
fi-hsw-4770 total:244 pass:222 dwarn:0 dfail:0 fail:0 skip:22
fi-hsw-4770r total:244 pass:222 dwarn:0 dfail:0 fail:0 skip:22
fi-ilk-650 total:244 pass:182 dwarn:0 dfail:0 fail:2 skip:60
fi-ivb-3520m total:244 pass:219 dwarn:0 dfail:0 fail:0 skip:25
fi-ivb-3770 total:244 pass:207 dwarn:0 dfail:0 fail:0 skip:37
fi-skl-6260u total:244 pass:230 dwarn:0 dfail:0 fail:0 skip:14
fi-skl-6700hq total:244 pass:222 dwarn:0 dfail:0 fail:0 skip:22
fi-skl-6700k total:244 pass:219 dwarn:1 dfail:0 fail:0 skip:24
fi-skl-6770hq total:244 pass:228 dwarn:1 dfail:0 fail:1 skip:14
fi-snb-2520m total:244 pass:208 dwarn:0 dfail:0 fail:0 skip:36
fi-snb-2600 total:244 pass:207 dwarn:0 dfail:0 fail:0 skip:37
Results at /archive/results/CI_IGT_test/Patchwork_2626/
2e47fbed60d05480cfbd097c1912e6823c0310ee drm-intel-nightly: 2016y-10m-04d-14h-08m-17s UTC integration manifest
6aa8454 drm/i915: Show waiters in i915_hangcheck_info
66aa83a drm/i915: Show RING registers through debugfs
76ceffc drm/i915: Show bounds of active request in the ring on GPU hang
054e9da drm/i915: Double check hangcheck.seqno after reset
b54dc9e drm/i915: Disable irqs across GPU reset
ff5f38f drm/i915/execlists: Move clearing submission count from reset to init
4728a3c drm/i915/execlists: Reinitialise context image after GPU hang
ad6ea1a drm/i915: Share the computation of ring size for RING_CTL register
More information about the Intel-gfx
mailing list