[Intel-gfx] ✗ Fi.CI.IGT: failure for drm/i915: Add interface to reserve fence registers for vGPU

Patchwork patchwork at emeril.freedesktop.org
Wed Aug 30 10:34:43 UTC 2017


== Series Details ==

Series: drm/i915: Add interface to reserve fence registers for vGPU
URL   : https://patchwork.freedesktop.org/series/29523/
State : failure

== Summary ==

Test kms_atomic_transition:
        Subgroup plane-all-transition-fencing:
                skip       -> PASS       (shard-hsw)
Test kms_properties:
        Subgroup plane-properties-legacy:
                skip       -> PASS       (shard-hsw)
Test kms_plane:
        Subgroup plane-position-hole-dpms-pipe-C-planes:
                skip       -> PASS       (shard-hsw)
        Subgroup plane-panning-bottom-right-suspend-pipe-B-planes:
                pass       -> SKIP       (shard-hsw)
Test kms_plane_multiple:
        Subgroup legacy-pipe-E-tiling-y:
                incomplete -> SKIP       (shard-hsw)
Test kms_flip:
        Subgroup flip-vs-expired-vblank-interruptible:
                pass       -> FAIL       (shard-hsw)
        Subgroup plain-flip-fb-recreate-interruptible:
                fail       -> PASS       (shard-hsw)

shard-hsw        total:2230 pass:1228 dwarn:0   dfail:0   fail:19  skip:983 time:9597s

== Logs ==

For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_5535/shards.html


More information about the Intel-gfx mailing list