[Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [01/18] drm/i915/cnl: Implement .get_display_clock_speed() for CNL

Patchwork patchwork at emeril.freedesktop.org
Fri Jun 9 23:03:27 UTC 2017


== Series Details ==

Series: series starting with [01/18] drm/i915/cnl: Implement .get_display_clock_speed() for CNL
URL   : https://patchwork.freedesktop.org/series/25592/
State : success

== Summary ==

Series 25592v1 Series without cover letter
https://patchwork.freedesktop.org/api/1.0/series/25592/revisions/1/mbox/

Test gem_exec_flush:
        Subgroup basic-batch-kernel-default-uc:
                fail       -> PASS       (fi-snb-2600) fdo#100007
Test gem_exec_suspend:
        Subgroup basic-s4-devices:
                dmesg-warn -> PASS       (fi-kbl-7560u) fdo#100125
Test kms_busy:
        Subgroup basic-flip-default-b:
                dmesg-warn -> FAIL       (fi-skl-6700hq) fdo#101144
Test kms_cursor_legacy:
        Subgroup basic-busy-flip-before-cursor-atomic:
                pass       -> FAIL       (fi-snb-2600) fdo#100215

fdo#100007 https://bugs.freedesktop.org/show_bug.cgi?id=100007
fdo#100125 https://bugs.freedesktop.org/show_bug.cgi?id=100125
fdo#101144 https://bugs.freedesktop.org/show_bug.cgi?id=101144
fdo#100215 https://bugs.freedesktop.org/show_bug.cgi?id=100215

fi-bdw-5557u     total:278  pass:267  dwarn:0   dfail:0   fail:0   skip:11  time:448s
fi-bdw-gvtdvm    total:278  pass:256  dwarn:8   dfail:0   fail:0   skip:14  time:433s
fi-bsw-n3050     total:278  pass:242  dwarn:0   dfail:0   fail:0   skip:36  time:594s
fi-bxt-j4205     total:278  pass:259  dwarn:0   dfail:0   fail:0   skip:19  time:514s
fi-byt-j1900     total:278  pass:254  dwarn:0   dfail:0   fail:0   skip:24  time:492s
fi-byt-n2820     total:278  pass:250  dwarn:0   dfail:0   fail:0   skip:28  time:483s
fi-glk-2a        total:278  pass:259  dwarn:0   dfail:0   fail:0   skip:19  time:589s
fi-hsw-4770      total:278  pass:262  dwarn:0   dfail:0   fail:0   skip:16  time:431s
fi-hsw-4770r     total:278  pass:262  dwarn:0   dfail:0   fail:0   skip:16  time:410s
fi-ilk-650       total:278  pass:228  dwarn:0   dfail:0   fail:0   skip:50  time:414s
fi-ivb-3520m     total:278  pass:260  dwarn:0   dfail:0   fail:0   skip:18  time:495s
fi-ivb-3770      total:278  pass:260  dwarn:0   dfail:0   fail:0   skip:18  time:461s
fi-kbl-7500u     total:278  pass:260  dwarn:0   dfail:0   fail:0   skip:18  time:464s
fi-kbl-7560u     total:278  pass:268  dwarn:0   dfail:0   fail:0   skip:10  time:569s
fi-kbl-r         total:278  pass:259  dwarn:1   dfail:0   fail:0   skip:18  time:570s
fi-skl-6260u     total:278  pass:268  dwarn:0   dfail:0   fail:0   skip:10  time:469s
fi-skl-6700hq    total:278  pass:228  dwarn:1   dfail:0   fail:27  skip:22  time:401s
fi-skl-6700k     total:278  pass:256  dwarn:4   dfail:0   fail:0   skip:18  time:464s
fi-skl-6770hq    total:278  pass:268  dwarn:0   dfail:0   fail:0   skip:10  time:475s
fi-skl-gvtdvm    total:278  pass:265  dwarn:0   dfail:0   fail:0   skip:13  time:434s
fi-snb-2520m     total:278  pass:250  dwarn:0   dfail:0   fail:0   skip:28  time:530s
fi-snb-2600      total:278  pass:248  dwarn:0   dfail:0   fail:1   skip:29  time:403s

1a2964dddfe7becfbe0ed3b7cadffdbc526a1ab9 drm-tip: 2017y-06m-09d-21h-50m-40s UTC integration manifest
f626fda drm/i915/cnl: Enable wrpll computation for CNL
658d4bc drm/i915/cnl: LSPCON support is gen9+
394c3fc drm/i915/cnl: Enable fifo underrun for Cannonlake.
afd1df5 drm/i915/cnl: Fix Cannonlake scaler mode programing.
229e536 drm/i915: Use HAS_CSR instead of gen number on DMC load.
8e2785e drm/i915/DMC/CNL: Load DMC on CNL
ac33c44 drm/i915/cnl: Enable loadgen_select bit for vswing sequence
bc3b38b drm/i915/cnl: Implement voltage swing sequence.
41e9def drm/i915/cnl: Add DDI Buffer translation tables for Cannonlake.
fb471181 drm/i915/cnl: Add registers related to voltage swing sequences.
886c07f drm/i915: Add MMIO helper for 6 ports with different offsets.
e1d5151 drm/i915/cnl: Initialize PLLs
f192412 drm/i915: Configure DPLL's for Cannonlake
9b0873a drm/i915/cnl: DDI - PLL mapping
e87ae22 drm/i915/cnl: Allow dynamic cdclk changes on CNL
247d1d9 drm/i915/cnl: Implement CNL display init/unit sequence
294787b drm/i915/cnl: Implement .set_cdclk() for CNL
92ab4a3 drm/i915/cnl: Implement .get_display_clock_speed() for CNL

== Logs ==

For more details see: https://intel-gfx-ci.01.org/CI/Patchwork_4931/


More information about the Intel-gfx mailing list