[Intel-gfx] [GIT PULL] GVT-g fixes for 4.11-rc2

Zhenyu Wang zhenyuw at linux.intel.com
Wed Mar 8 09:45:39 UTC 2017


On 2017.02.24 12:13:12 +0200, Jani Nikula wrote:
> On Fri, 24 Feb 2017, Zhenyu Wang <zhenyuw at linux.intel.com> wrote:
> > Hi,
> >
> > This pull includes latest GVT-g fixes for 4.11 to resolve stablity
> > and usability issues found during co-debugging with distribution
> > developers which improves a lot.
> 
> I'll pull this in when we have v4.11-rc1.
> 

Hi, this is current gvt fixes for 4.11 based upon last gvt pull,
please help to merge them in order. Thanks!

---
The following changes since commit d1a513be1f0a25f094e1577d059b9aebaa279bb2:

  drm/i915/gvt: add resolution definition for vGPU type (2017-02-24 13:25:18 +0800)

are available in the git repository at:

  https://github.com/01org/gvt-linux.git tags/gvt-fixes-2017-03-08

for you to fetch changes up to 627c845c0907894a1e5cd2d90ff4fc86c9e4458e:

  drm/i915/gvt: change some gvt_err to gvt_dbg_cmd (2017-03-08 10:33:36 +0800)

----------------------------------------------------------------
gvt-fixes-2017-03-08

- MMIO cmd access flag cleanup
- Virtual display fixes from Weinan and Bing
- config space reset fix from Changbin
- better workload submission error path fix from Chuanxiao
- other misc fixes

----------------------------------------------------------------
Bing Niu (1):
      drm/i915/gvt: set SFUSE_STRAP properly for vitual monitor detection

Changbin Du (1):
      drm/i915/gvt: protect RO and Rsvd bits of virtual vgpu configuration space

Chuanxiao Dong (2):
      drm/i915/gvt: use pfn_valid for better checking
      drm/i915/gvt: handle workload lifecycle properly

Pei Zhang (1):
      drm/i915/gvt: add some new MMIOs to cmd_access white list

Tina Zhang (1):
      drm/i915/gvt: change some gvt_err to gvt_dbg_cmd

Weinan Li (1):
      drm/i915/gvt: fix pcode mailbox write emulation of BDW

Zhao Yan (4):
      drm/i915/gvt: have more registers with F_CMD_ACCESS flags set
      drm/i915/gvt: add more registers into handlers list
      drm/i915/gvt: fix an error for one register
      drm/i915/gvt: fix an error for F_RO flag

 drivers/gpu/drm/i915/gvt/cfg_space.c  |  54 ++++++-
 drivers/gpu/drm/i915/gvt/cmd_parser.c |  10 +-
 drivers/gpu/drm/i915/gvt/display.c    |  14 +-
 drivers/gpu/drm/i915/gvt/handlers.c   | 290 ++++++++++++++++++++--------------
 drivers/gpu/drm/i915/gvt/kvmgt.c      |   4 +-
 drivers/gpu/drm/i915/gvt/scheduler.c  |  49 ++++--
 6 files changed, 272 insertions(+), 149 deletions(-)


> 
> 
> > ---
> > The following changes since commit 4a0b3444da3ce1090d0f894f4e343756a94ab8c3:
> >
> >   drm/i915/gvt: return error code if dma map iova failed (2017-02-14 17:35:39 +0800)
> >
> > are available in the git repository at:
> >
> >   https://github.com/01org/gvt-linux.git tags/gvt-next-2017-02-24
> >
> > for you to fetch changes up to d1a513be1f0a25f094e1577d059b9aebaa279bb2:
> >
> >   drm/i915/gvt: add resolution definition for vGPU type (2017-02-24 13:25:18 +0800)
> >
> > ----------------------------------------------------------------
> > gvt-next-2017-02-24
> >
> > - Min's vGPU failsafe to guard against non-secured guest
> > - Some guest warning fix and host error message cleanup
> > - Fixed vGPU type refinement for usability issue
> > - environ string fix from Takashi Iwai
> > - one kernel oops fix from Chuanxiao
> > - other misc fixes
> >
> > ----------------------------------------------------------------
> > Chuanxiao Dong (1):
> >       drm/i915/gvt: add a NULL pointer check to avoid kernel panic
> >
> > Min He (2):
> >       drm/i915/gvt: introduced failsafe mode into vgpu
> >       drm/i915/gvt: enter failsafe mode when guest requires more resources
> >
> > Pei Zhang (1):
> >       drm/i915/gvt: add cmd_access to GEN7_HALF_SLICE_CHICKEN1
> >
> > Ping Gao (1):
> >       drm/i915/gvt: clear the vGPU reset logic
> >
> > Takashi Iwai (1):
> >       drm/i915/gvt: Fix superfluous newline in GVT_DISPLAY_READY env var
> >
> > Weinan Li (1):
> >       drm/i915/gvt: refine pcode write emulation
> >
> > Zhao Yan (4):
> >       drm/i915/gvt: fix unhandled mmio warnings
> >       drm/i915/gvt: add more registers to context save/restore list
> >       drm/i915/gvt: force-nopriv register handling
> >       drm/i915/gvt: set default value to 0 for unhandled mmio regs
> >
> > Zhao, Xinda (3):
> >       drm/i915/gvt: handle fence reg access during GPU reset
> >       drm/i915/gvt: decrease priority of output msg for untracked mmio
> >       drm/i915/gvt: remove unnecessary error msg from gtt write
> >
> > Zhenyu Wang (4):
> >       drm/i915/gvt: Fix check error on opregion.c
> >       drm/i915/gvt: adjust to fixed vGPU types
> >       drm/i915/gvt: Add more edid definition support
> >       drm/i915/gvt: add resolution definition for vGPU type
> >
> >  drivers/gpu/drm/i915/gvt/cfg_space.c |   3 +
> >  drivers/gpu/drm/i915/gvt/display.c   | 125 ++++++++++++++++++----------
> >  drivers/gpu/drm/i915/gvt/display.h   |  20 ++++-
> >  drivers/gpu/drm/i915/gvt/firmware.c  |   2 +-
> >  drivers/gpu/drm/i915/gvt/gtt.c       |  40 +++++----
> >  drivers/gpu/drm/i915/gvt/gvt.h       |  12 ++-
> >  drivers/gpu/drm/i915/gvt/handlers.c  | 157 +++++++++++++++++++++++++++++++----
> >  drivers/gpu/drm/i915/gvt/kvmgt.c     |   8 +-
> >  drivers/gpu/drm/i915/gvt/mmio.c      |  66 ++++++++++++++-
> >  drivers/gpu/drm/i915/gvt/opregion.c  |   5 +-
> >  drivers/gpu/drm/i915/gvt/render.c    |  16 ++++
> >  drivers/gpu/drm/i915/gvt/scheduler.c |   3 +
> >  drivers/gpu/drm/i915/gvt/vgpu.c      |  72 ++++++++++------
> >  13 files changed, 418 insertions(+), 111 deletions(-)
> 
> -- 
> Jani Nikula, Intel Open Source Technology Center
> _______________________________________________
> intel-gvt-dev mailing list
> intel-gvt-dev at lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/intel-gvt-dev

-- 
Open Source Technology Center, Intel ltd.

$gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 163 bytes
Desc: not available
URL: <https://lists.freedesktop.org/archives/intel-gfx/attachments/20170308/6afe9a6d/attachment-0001.sig>


More information about the Intel-gfx mailing list