[Intel-gfx] [PATCH igt v2] igt/gem_ctx_isolation: Check isolation of registers between contexts
Chris Wilson
chris at chris-wilson.co.uk
Tue Oct 24 20:20:21 UTC 2017
A new context assumes that all of its registers are in the default state
when it is created. What may happen is that a register written by one
context may leak into the second, causing mass confusion.
Signed-off-by: Chris Wilson <chris at chris-wilson.co.uk>
---
tests/Makefile.sources | 1 +
tests/gem_ctx_isolation.c | 631 ++++++++++++++++++++++++++++++++++++++++++++++
2 files changed, 632 insertions(+)
create mode 100644 tests/gem_ctx_isolation.c
diff --git a/tests/Makefile.sources b/tests/Makefile.sources
index 2313c12b..9a25a8b5 100644
--- a/tests/Makefile.sources
+++ b/tests/Makefile.sources
@@ -56,6 +56,7 @@ TESTS_progs = \
gem_ctx_basic \
gem_ctx_create \
gem_ctx_exec \
+ gem_ctx_isolation \
gem_ctx_param \
gem_ctx_switch \
gem_ctx_thrash \
diff --git a/tests/gem_ctx_isolation.c b/tests/gem_ctx_isolation.c
new file mode 100644
index 00000000..3c13f1b8
--- /dev/null
+++ b/tests/gem_ctx_isolation.c
@@ -0,0 +1,631 @@
+/*
+ * Copyright © 2017 Intel Corporation
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a
+ * copy of this software and associated documentation files (the "Software"),
+ * to deal in the Software without restriction, including without limitation
+ * the rights to use, copy, modify, merge, publish, distribute, sublicense,
+ * and/or sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice (including the next
+ * paragraph) shall be included in all copies or substantial portions of the
+ * Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
+ * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
+ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
+ * IN THE SOFTWARE.
+ */
+
+#include "igt.h"
+#include "igt_dummyload.h"
+
+#define MAX_REG 0x40000
+#define NUM_REGS (MAX_REG / sizeof(uint32_t))
+
+#define PAGE_ALIGN(x) ALIGN(x, 4096)
+
+#define DIRTY 0x1
+#define UNSAFE 0x2
+
+enum {
+ RCS_MASK = 0x1,
+ BCS_MASK = 0x2,
+ VCS_MASK = 0x4,
+ VECS_MASK = 0x8,
+};
+
+#define ALL ~0u
+#define GEN_RANGE(x, y) ((ALL >> (32 - (y - x + 1))) << x)
+
+#define LAST_KNOWN_GEN 10
+
+static const struct named_register {
+ const char *name;
+ unsigned int gen_mask;
+ unsigned int engine_mask;
+ uint32_t offset;
+ uint32_t count;
+} safe_registers[] = {
+ { "NOPID", ALL, RCS_MASK, 0x2094 },
+ { "MI_PREDICATE_RESULT_2", ALL, RCS_MASK, 0x23bc },
+ { "INSTPM", ALL, RCS_MASK, 0x20c0 },
+ { "IA_VERTICES_COUNT", ALL, RCS_MASK, 0x2310, 2 },
+ { "IA_PRIMITIVES_COUNT", ALL, RCS_MASK, 0x2318, 2 },
+ { "VS_INVOCATION_COUNT", ALL, RCS_MASK, 0x2320, 2 },
+ { "HS_INVOCATION_COUNT", ALL, RCS_MASK, 0x2300, 2 },
+ { "DS_INVOCATION_COUNT", ALL, RCS_MASK, 0x2308, 2 },
+ { "GS_INVOCATION_COUNT", ALL, RCS_MASK, 0x2328, 2 },
+ { "GS_PRIMITIVES_COUNT", ALL, RCS_MASK, 0x2330, 2 },
+ { "CL_INVOCATION_COUNT", ALL, RCS_MASK, 0x2338, 2 },
+ { "CL_PRIMITIVES_COUNT", ALL, RCS_MASK, 0x2340, 2 },
+ { "PS_INVOCATION_COUNT_0", ALL, RCS_MASK, 0x22c8, 2 },
+ { "PS_DEPTH_COUNT_0", ALL, RCS_MASK, 0x22d8, 2 },
+ { "GPUGPU_DISPATCHDIMX", ALL, RCS_MASK, 0x2500 },
+ { "GPUGPU_DISPATCHDIMY", ALL, RCS_MASK, 0x2504 },
+ { "GPUGPU_DISPATCHDIMZ", ALL, RCS_MASK, 0x2508 },
+ { "MI_PREDICATE_SRC0", ALL, RCS_MASK, 0x2400, 2 },
+ { "MI_PREDICATE_SRC1", ALL, RCS_MASK, 0x2408, 2 },
+ { "MI_PREDICATE_DATA", ALL, RCS_MASK, 0x2410, 2 },
+ { "MI_PRED_RESULT", ALL, RCS_MASK, 0x2418 },
+ { "3DPRIM_END_OFFSET", ALL, RCS_MASK, 0x2420 },
+ { "3DPRIM_START_VERTEX", ALL, RCS_MASK, 0x2430 },
+ { "3DPRIM_VERTEX_COUNT", ALL, RCS_MASK, 0x2434 },
+ { "3DPRIM_INSTANCE_COUNT", ALL, RCS_MASK, 0x2438 },
+ { "3DPRIM_START_INSTANCE", ALL, RCS_MASK, 0x243c },
+ { "3DPRIM_BASE_VERTEX", ALL, RCS_MASK, 0x2440 },
+ { "GPGPU_THREADS_DISPATCHED", ALL, RCS_MASK, 0x2290, 2 },
+ { "PS_INVOCATION_COUNT_1", ALL, RCS_MASK, 0x22f0, 2 },
+ { "PS_DEPTH_COUNT_1", ALL, RCS_MASK, 0x22f8, 2 },
+ { "BB_OFFSET", ALL, RCS_MASK, 0x2158 },
+ { "MI_PREDICATE_RESULT_1", ALL, RCS_MASK, 0x241c },
+ { "CS_GPR", ALL, RCS_MASK, 0x2600, 32 },
+ { "OA_CTX_CONTROL", ALL, RCS_MASK, 0x2360 },
+ { "OACTXID", ALL, RCS_MASK, 0x2364 },
+ { "PS_INVOCATION_COUNT_2", ALL, RCS_MASK, 0x2448, 2 },
+ { "PS_DEPTH_COUNT_2", ALL, RCS_MASK, 0x2450, 2 },
+ { "Cache_Mode_0", ALL, RCS_MASK, 0x7000 },
+ { "Cache_Mode_1", ALL, RCS_MASK, 0x7004 },
+ { "GT_MODE", ALL, RCS_MASK, 0x7008 },
+ { "L3_Config", ALL, RCS_MASK, 0x7034 },
+ { "TD_CTL", ALL, RCS_MASK, 0xe400 },
+ { "TD_CTL2", ALL, RCS_MASK, 0xe404 },
+ { "SO_NUM_PRIMS_WRITEN0", ALL, RCS_MASK, 0x5200, 2 },
+ { "SO_NUM_PRIMS_WRITEN1", ALL, RCS_MASK, 0x5208, 2 },
+ { "SO_NUM_PRIMS_WRITEN2", ALL, RCS_MASK, 0x5210, 2 },
+ { "SO_NUM_PRIMS_WRITEN3", ALL, RCS_MASK, 0x5218, 2 },
+ { "SO_PRIM_STORAGE_NEEDED0", ALL, RCS_MASK, 0x5240, 2 },
+ { "SO_PRIM_STORAGE_NEEDED1", ALL, RCS_MASK, 0x5248, 2 },
+ { "SO_PRIM_STORAGE_NEEDED2", ALL, RCS_MASK, 0x5250, 2 },
+ { "SO_PRIM_STORAGE_NEEDED3", ALL, RCS_MASK, 0x5258, 2 },
+ { "SO_WRITE_OFFSET0", ALL, RCS_MASK, 0x5280 },
+ { "SO_WRITE_OFFSET1", ALL, RCS_MASK, 0x5284 },
+ { "SO_WRITE_OFFSET2", ALL, RCS_MASK, 0x5288 },
+ { "SO_WRITE_OFFSET3", ALL, RCS_MASK, 0x528c },
+ { "OA_CONTROL", ALL, RCS_MASK, 0x2b00 },
+ { "PERF_CNT_1", ALL, RCS_MASK, 0x91b8, 2 },
+ { "PERF_CNT_2", ALL, RCS_MASK, 0x91c0, 2 },
+
+ /* Privileged (enabled by w/a + FORCE_TO_NONPRIV) */
+ { "CTX_PREEMPT", GEN_RANGE(9, 10), RCS_MASK, 0x2248 },
+ { "CS_CHICKEN1", GEN_RANGE(9, 10), RCS_MASK, 0x2580 },
+ { "HDC_CHICKEN1", GEN_RANGE(9, 10), RCS_MASK, 0x7304 },
+ { "L3SQREG1", ALL, RCS_MASK, 0xb010 },
+
+ { "BCS_GPR", ALL, BCS_MASK, 0x22600, 32 },
+ { "BCS_SWCTRL", ALL, BCS_MASK, 0x22200 },
+
+ { "VCS0_GPR", ALL, VCS_MASK, 0x12600, 32 },
+ { "MFC_VDBOX1", ALL, VCS_MASK, 0x12800, 64 },
+
+ { "VCS1_GPR", ALL, VCS_MASK, 0x1c600, 32 },
+ { "MFC_VDBOX2", ALL, VCS_MASK, 0x1c800, 64 },
+
+ { "VECS_GPR", ALL, VECS_MASK, 0x1a600, 32 },
+
+ {}
+}, ignore_registers[] = {
+ { "RCS timestamp", ALL, RCS_MASK, 0x2358 },
+ { "VCS0 timestamp", ALL, VCS_MASK, 0x12358 },
+ { "VCS1 timestamp", ALL, VCS_MASK, 0x1c358 },
+ { "BCS timestamp", ALL, BCS_MASK, 0x22358 },
+ { "VECS timestamp", ALL, VECS_MASK, 0x1a358 },
+ {}
+};
+
+static const char *register_name(uint32_t offset, char *buf, size_t len)
+{
+ for (const struct named_register *r = safe_registers; r->name; r++) {
+ unsigned int width = r->count ? 4*r->count : 4;
+ if (offset >= r->offset && offset < r->offset + width) {
+ if (r->count <= 1)
+ return r->name;
+
+ snprintf(buf, len, "%s[%d]",
+ r->name, (offset - r->offset)/4);
+ return buf;
+ }
+ }
+
+ return "unknown";
+}
+
+static bool ignore_register(uint32_t offset)
+{
+ for (const struct named_register *r = ignore_registers; r->name; r++) {
+ unsigned int width = r->count ? 4*r->count : 4;
+ if (offset >= r->offset && offset < r->offset + width)
+ return true;
+ }
+
+ return false;
+}
+
+static uint32_t read_regs(int fd,
+ uint32_t ctx, unsigned int engine,
+ unsigned int flags)
+{
+ struct drm_i915_gem_exec_object2 obj[2];
+ struct drm_i915_gem_relocation_entry *reloc;
+ struct drm_i915_gem_execbuffer2 execbuf;
+ unsigned int regs_size, batch_size;
+ unsigned int engine_bit, gen_bit;
+ uint32_t *batch, *b;
+
+ switch (engine & 0x63) {
+ case I915_EXEC_DEFAULT:
+ case I915_EXEC_RENDER:
+ engine_bit = RCS_MASK;
+ break;
+ case I915_EXEC_BLT:
+ engine_bit = BCS_MASK;
+ break;
+ case I915_EXEC_BSD:
+ engine_bit = VCS_MASK;
+ break;
+ case I915_EXEC_VEBOX:
+ engine_bit = VECS_MASK;
+ break;
+ default:
+ igt_assert(0);
+ }
+ gen_bit = 1 << intel_gen(intel_get_drm_devid(fd));
+
+ reloc = calloc(NUM_REGS, sizeof(*reloc));
+ igt_assert(reloc);
+
+ regs_size = NUM_REGS * sizeof(uint32_t);
+ regs_size = PAGE_ALIGN(regs_size);
+
+ batch_size = NUM_REGS * 4 * sizeof(uint32_t) + 4;
+ batch_size = PAGE_ALIGN(batch_size);
+
+ memset(obj, 0, sizeof(obj));
+ obj[0].handle = gem_create(fd, regs_size);
+ obj[1].handle = gem_create(fd, batch_size);
+ obj[1].relocs_ptr = to_user_pointer(reloc);
+
+ b = batch = gem_mmap__cpu(fd, obj[1].handle, 0, batch_size, PROT_WRITE);
+ gem_set_domain(fd, obj[1].handle,
+ I915_GEM_DOMAIN_CPU, I915_GEM_DOMAIN_CPU);
+
+ if (flags & UNSAFE) {
+ for (unsigned int n = 0; n < NUM_REGS; n++) {
+ *b++ = 0x24 << 23 | 2;
+ *b++ = n * sizeof(uint32_t);
+ reloc[n].target_handle = obj[0].handle;
+ reloc[n].presumed_offset = 0;
+ reloc[n].offset = (b - batch) * sizeof(*b);
+ reloc[n].delta = sizeof(uint32_t) * n;
+ reloc[n].read_domains = I915_GEM_DOMAIN_RENDER;
+ reloc[n].write_domain = I915_GEM_DOMAIN_RENDER;
+ *b++ = reloc[n].delta;
+ *b++ = 0;
+ }
+ obj[1].relocation_count = NUM_REGS;
+ } else {
+ unsigned int n = 0;
+
+ for (const struct named_register *r = safe_registers;
+ r->name; r++) {
+ if (!(r->engine_mask & engine_bit))
+ continue;
+ if (!(r->gen_mask & gen_bit))
+ continue;
+
+ for (unsigned count = r->count ?: 1, offset = r->offset;
+ count--; offset += 4) {
+ *b++ = 0x24 << 23 | 2; /* SRM */
+ *b++ = offset;
+ reloc[n].target_handle = obj[0].handle;
+ reloc[n].presumed_offset = 0;
+ reloc[n].offset = (b - batch) * sizeof(*b);
+ reloc[n].delta = offset;
+ reloc[n].read_domains = I915_GEM_DOMAIN_RENDER;
+ reloc[n].write_domain = I915_GEM_DOMAIN_RENDER;
+ *b++ = offset;
+ *b++ = 0;
+ n++;
+ }
+ }
+
+ obj[1].relocation_count = n;
+ }
+ *b++ = MI_BATCH_BUFFER_END;
+ munmap(batch, batch_size);
+
+ memset(&execbuf, 0, sizeof(execbuf));
+ execbuf.buffers_ptr = to_user_pointer(obj);
+ execbuf.buffer_count = 2;
+ execbuf.flags = engine;
+ execbuf.rsvd1 = ctx;
+ gem_execbuf(fd, &execbuf);
+ gem_close(fd, obj[1].handle);
+ free(reloc);
+
+ return obj[0].handle;
+}
+
+static void write_regs(int fd,
+ uint32_t ctx, unsigned int engine,
+ unsigned int flags,
+ uint32_t value)
+{
+ struct drm_i915_gem_exec_object2 obj;
+ struct drm_i915_gem_execbuffer2 execbuf;
+ unsigned int engine_bit, gen_bit;
+ unsigned int batch_size;
+ uint32_t *batch, *b;
+
+ switch (engine & 0x63) {
+ case I915_EXEC_DEFAULT:
+ case I915_EXEC_RENDER:
+ engine_bit = RCS_MASK;
+ break;
+ case I915_EXEC_BLT:
+ engine_bit = BCS_MASK;
+ break;
+ case I915_EXEC_BSD:
+ engine_bit = VCS_MASK;
+ break;
+ case I915_EXEC_VEBOX:
+ engine_bit = VECS_MASK;
+ break;
+ default:
+ igt_assert(0);
+ }
+ gen_bit = 1 << intel_gen(intel_get_drm_devid(fd));
+
+ batch_size = NUM_REGS * 3 * sizeof(uint32_t) + 4;
+ batch_size = PAGE_ALIGN(batch_size);
+
+ memset(&obj, 0, sizeof(obj));
+ obj.handle = gem_create(fd, batch_size);
+
+ b = batch = gem_mmap__cpu(fd, obj.handle, 0, batch_size, PROT_WRITE);
+ gem_set_domain(fd, obj.handle,
+ I915_GEM_DOMAIN_CPU, I915_GEM_DOMAIN_CPU);
+
+ if (flags & UNSAFE) {
+ for (unsigned int n = 0; n < NUM_REGS; n++) {
+ *b++ = 0x22 << 23 | 1; /* LRI */
+ *b++ = n * sizeof(uint32_t);
+ *b++ = value;
+ }
+ } else {
+ for (const struct named_register *r = safe_registers;
+ r->name; r++) {
+ if (!(r->engine_mask & engine_bit))
+ continue;
+ if (!(r->gen_mask & gen_bit))
+ continue;
+ for (unsigned count = r->count ?: 1, offset = r->offset;
+ count--; offset += 4) {
+ *b++ = 0x22 << 23 | 1; /* LRI */
+ *b++ = offset;
+ *b++ = value;
+ }
+ }
+ }
+ *b++ = MI_BATCH_BUFFER_END;
+ munmap(batch, batch_size);
+
+ memset(&execbuf, 0, sizeof(execbuf));
+ execbuf.buffers_ptr = to_user_pointer(&obj);
+ execbuf.buffer_count = 1;
+ execbuf.flags = engine;
+ execbuf.rsvd1 = ctx;
+ gem_execbuf(fd, &execbuf);
+ gem_close(fd, obj.handle);
+}
+
+static void restore_regs(int fd,
+ uint32_t ctx, unsigned int engine,
+ unsigned int flags,
+ uint32_t regs)
+{
+ struct drm_i915_gem_exec_object2 obj[2];
+ struct drm_i915_gem_execbuffer2 execbuf;
+ struct drm_i915_gem_relocation_entry *reloc;
+ unsigned int engine_bit, gen_bit;
+ unsigned int batch_size;
+ uint32_t *batch, *b;
+
+ switch (engine & 0x63) {
+ case I915_EXEC_DEFAULT:
+ case I915_EXEC_RENDER:
+ engine_bit = RCS_MASK;
+ break;
+ case I915_EXEC_BLT:
+ engine_bit = BCS_MASK;
+ break;
+ case I915_EXEC_BSD:
+ engine_bit = VCS_MASK;
+ break;
+ case I915_EXEC_VEBOX:
+ engine_bit = VECS_MASK;
+ break;
+ default:
+ igt_assert(0);
+ }
+ gen_bit = 1 << intel_gen(intel_get_drm_devid(fd));
+
+ reloc = calloc(NUM_REGS, sizeof(*reloc));
+ igt_assert(reloc);
+
+ batch_size = NUM_REGS * 3 * sizeof(uint32_t) + 4;
+ batch_size = PAGE_ALIGN(batch_size);
+
+ memset(obj, 0, sizeof(obj));
+ obj[0].handle = regs;
+ obj[1].handle = gem_create(fd, batch_size);
+ obj[1].relocs_ptr = to_user_pointer(reloc);
+
+ b = batch = gem_mmap__cpu(fd, obj[1].handle, 0, batch_size, PROT_WRITE);
+ gem_set_domain(fd, obj[1].handle,
+ I915_GEM_DOMAIN_CPU, I915_GEM_DOMAIN_CPU);
+
+ if (flags & UNSAFE) {
+ for (unsigned int n = 0; n < NUM_REGS; n++) {
+ *b++ = 0x29 << 23 | 2; /* LRM */
+ *b++ = n * sizeof(uint32_t);
+ reloc[n].target_handle = obj[0].handle;
+ reloc[n].presumed_offset = 0;
+ reloc[n].offset = (b - batch) * sizeof(*b);
+ reloc[n].delta = n * sizeof(uint32_t);
+ reloc[n].read_domains = I915_GEM_DOMAIN_RENDER;
+ reloc[n].write_domain = 0;
+ *b++ = reloc[n].delta;
+ *b++ = 0;
+ }
+
+ obj[1].relocation_count = NUM_REGS;
+ } else {
+ unsigned int n = 0;
+
+ for (const struct named_register *r = safe_registers;
+ r->name; r++) {
+ if (!(r->engine_mask & engine_bit))
+ continue;
+ if (!(r->gen_mask & gen_bit))
+ continue;
+
+ for (unsigned count = r->count ?: 1, offset = r->offset;
+ count--; offset += 4) {
+ *b++ = 0x29 << 23 | 2; /* LRM */
+ *b++ = offset;
+ reloc[n].target_handle = obj[0].handle;
+ reloc[n].presumed_offset = 0;
+ reloc[n].offset = (b - batch) * sizeof(*b);
+ reloc[n].delta = offset;
+ reloc[n].read_domains = I915_GEM_DOMAIN_RENDER;
+ reloc[n].write_domain = 0;
+ *b++ = offset;
+ *b++ = 0;
+ n++;
+ }
+ }
+
+ obj[1].relocation_count = n;
+ }
+ *b++ = MI_BATCH_BUFFER_END;
+ munmap(batch, batch_size);
+
+ memset(&execbuf, 0, sizeof(execbuf));
+ execbuf.buffers_ptr = to_user_pointer(obj);
+ execbuf.buffer_count = 2;
+ execbuf.flags = engine;
+ execbuf.rsvd1 = ctx;
+ gem_execbuf(fd, &execbuf);
+ gem_close(fd, obj[1].handle);
+}
+
+__attribute__((unused))
+static void dump_regs(int fd, unsigned int engine, unsigned int regs)
+{
+ unsigned int engine_bit, gen_bit;
+ unsigned int regs_size;
+ uint32_t *out;
+
+ switch (engine & 0x63) {
+ case I915_EXEC_DEFAULT:
+ case I915_EXEC_RENDER:
+ engine_bit = RCS_MASK;
+ break;
+ case I915_EXEC_BLT:
+ engine_bit = BCS_MASK;
+ break;
+ case I915_EXEC_BSD:
+ engine_bit = VCS_MASK;
+ break;
+ case I915_EXEC_VEBOX:
+ engine_bit = VECS_MASK;
+ break;
+ default:
+ igt_assert(0);
+ }
+ gen_bit = 1 << intel_gen(intel_get_drm_devid(fd));
+
+ regs_size = NUM_REGS * sizeof(uint32_t);
+ regs_size = PAGE_ALIGN(regs_size);
+
+ out = gem_mmap__cpu(fd, regs, 0, regs_size, PROT_READ);
+ gem_set_domain(fd, regs, I915_GEM_DOMAIN_CPU, 0);
+
+ for (const struct named_register *r = safe_registers; r->name; r++) {
+ if (!(r->engine_mask & engine_bit))
+ continue;
+ if (!(r->gen_mask & gen_bit))
+ continue;
+
+ if (r->count <= 1) {
+ igt_debug("0x%04x (%s): 0x%08x\n",
+ r->offset, r->name, out[r->offset/4]);
+ } else {
+ for (unsigned x = 0; x < r->count; x++)
+ igt_debug("0x%04x (%s[%d]): 0x%08x\n",
+ r->offset+4*x, r->name, x,
+ out[r->offset/4 + x]);
+ }
+ }
+ munmap(out, regs_size);
+}
+
+static void compare_regs(int fd, uint32_t A, uint32_t B, const char *who)
+{
+ unsigned int num_errors;
+ unsigned int regs_size;
+ uint32_t *a, *b;
+ char buf[80];
+
+ regs_size = NUM_REGS * sizeof(uint32_t);
+ regs_size = PAGE_ALIGN(regs_size);
+
+ a = gem_mmap__cpu(fd, A, 0, regs_size, PROT_READ);
+ gem_set_domain(fd, A, I915_GEM_DOMAIN_CPU, 0);
+
+ b = gem_mmap__cpu(fd, B, 0, regs_size, PROT_READ);
+ gem_set_domain(fd, B, I915_GEM_DOMAIN_CPU, 0);
+
+ num_errors = 0;
+ for (unsigned int n = 0; n < NUM_REGS; n++) {
+ uint32_t offset = n * sizeof(uint32_t);
+ if (a[n] != b[n] && !ignore_register(offset)) {
+ igt_warn("Register 0x%04x (%s): A=%08x B=%08x\n",
+ offset,
+ register_name(offset, buf, sizeof(buf)),
+ a[n], b[n]);
+ num_errors++;
+ }
+ }
+ munmap(b, regs_size);
+ munmap(a, regs_size);
+
+ igt_assert_f(num_errors == 0,
+ "%d registers mistached between %s.\n",
+ num_errors, who);
+}
+
+static void isolation(int fd, unsigned int engine, unsigned int flags)
+{
+ static const uint32_t values[] = {
+ 0x0,
+ 0xffffffff,
+ 0xcccccccc,
+ 0x33333333,
+ 0x55555555,
+ 0xaaaaaaaa,
+ 0xdeadbeef
+ };
+ unsigned int num_values = flags & DIRTY ? ARRAY_SIZE(values) : 1;
+
+ for (int v = 0; v < num_values; v++) {
+ igt_spin_t *spin = NULL;
+ uint32_t ctx[2];
+ uint32_t regs[2];
+ uint32_t dirty;
+
+ ctx[0] = gem_context_create(fd);
+ regs[0] = read_regs(fd, ctx[0], engine, flags);
+
+ if (flags & DIRTY) {
+ spin = igt_spin_batch_new(fd, ctx[0], engine, 0);
+ write_regs(fd, ctx[0], engine, flags, values[v]);
+ }
+
+ /*
+ * We create and execute a new context, whilst the HW is
+ * occupied with the previous context (we should switch from
+ * the old to the new proto-context without idling, which could
+ * then load the powercontext). If all goes well, we only see
+ * the default values from this context, but if goes badly we
+ * see the corruption from the previous context instead!
+ */
+ ctx[1] = gem_context_create(fd);
+ regs[1] = read_regs(fd, ctx[1], engine, flags);
+
+ /*
+ * Restore the original register values before the HW idles.
+ * Or else it may never restart!
+ */
+ dirty = read_regs(fd, ctx[0], engine, flags);
+ restore_regs(fd, ctx[0], engine, flags, regs[0]);
+
+ igt_spin_batch_free(fd, spin);
+
+ if (!(flags & DIRTY))
+ compare_regs(fd, regs[0], dirty, "two reads of the same ctx");
+ compare_regs(fd, regs[0], regs[1], "two virgin contexts");
+
+ for (int n = 0; n < ARRAY_SIZE(ctx); n++) {
+ gem_close(fd, regs[n]);
+ gem_context_destroy(fd, ctx[n]);
+ }
+ gem_close(fd, dirty);
+ }
+}
+
+igt_main
+{
+ const unsigned int platform_validation = 0;
+ int fd = -1;
+
+ igt_fixture {
+ int gen;
+
+ fd = drm_open_driver(DRIVER_INTEL);
+ igt_require_gem(fd);
+
+ /* For guaranteed context isolation */
+ igt_require(gem_has_execlists(fd));
+ gem_context_destroy(fd, gem_context_create(fd));
+
+ gen = intel_gen(intel_get_drm_devid(fd));
+ //igt_ci_fail_on(gen > LAST_KNOWN_GEN);
+ igt_skip_on(gen > LAST_KNOWN_GEN);
+ }
+
+ for (const struct intel_execution_engine *e =
+ intel_execution_engines; e->name; e++) {
+ igt_subtest_group {
+ unsigned int engine = e->exec_id | e->flags;
+ igt_fixture {
+ gem_require_ring(fd, engine);
+ }
+
+ igt_subtest_f("%s-clean", e->name)
+ isolation(fd, engine, 0);
+ igt_subtest_f("%s-dirty", e->name)
+ isolation(fd, engine, DIRTY);
+
+ igt_subtest_f("%s-unsafe", e->name) {
+ igt_require(platform_validation);
+ isolation(fd, engine, DIRTY | UNSAFE);
+ }
+ }
+ }
+}
--
2.15.0.rc2
More information about the Intel-gfx
mailing list