[Intel-gfx] [RFC 04/11] drm/i915/pmu: Expose a PMU interface for perf queries

Chris Wilson chris at chris-wilson.co.uk
Thu Sep 14 19:46:04 UTC 2017


Quoting Tvrtko Ursulin (2017-09-11 16:25:52)
> +       case I915_PMU_RC6_RESIDENCY:
> +               val = intel_rc6_residency_ns(i915,
> +                                            IS_VALLEYVIEW(i915) ?
> +                                            VLV_GT_RENDER_RC6 :
> +                                            GEN6_GT_GFX_RC6);
> +               break;
> +       case I915_PMU_RC6p_RESIDENCY:
> +               if (!IS_VALLEYVIEW(i915))

HAS_RC6p and HAS_RC6pp?
> +                       val = intel_rc6_residency_ns(i915, GEN6_GT_GFX_RC6p);
> +               break;
> +       case I915_PMU_RC6pp_RESIDENCY:
> +               if (!IS_VALLEYVIEW(i915))
> +                       val = intel_rc6_residency_ns(i915, GEN6_GT_GFX_RC6pp);
> +               break;
> +       }
> +
> +       return val;
> +}
-Chris


More information about the Intel-gfx mailing list