[Intel-gfx] [PATCH 3/5] drm/i915: Implement 16GB dimm wa for latency level-0

Matt Turner mattst88 at gmail.com
Fri Jul 27 03:51:38 UTC 2018


On Thu, Jul 26, 2018 at 7:14 AM, Mahesh Kumar <mahesh1.kumar at intel.com> wrote:
> Bspec: 4381

Do we know that these numbers are stable?

I don't know if this form is common in the kernel, but in Mesa we
specify the name of the page which should always allow readers to find
it.


More information about the Intel-gfx mailing list