[Intel-gfx] [PATCH 00/24] More ICL display patches

Paulo Zanoni paulo.r.zanoni at intel.com
Fri Jun 1 23:22:05 UTC 2018


Em Seg, 2018-05-21 às 17:25 -0700, Paulo Zanoni escreveu:
> Hi
> 
> This series contains some more ICL patches that haven't seen the
> mailing list yet. While I'll definitely help re-review the patches
> not
> authored by me, please help me with the ones I can't review.

I just applied 7 patches of this series. They were all part of v1 and
got proper testing by CI.

I messed the threading while submitting patches 25-30 so now CI doesn't
know what to do. Looks like we'll have to submit the full series in a
single thread again for it to be happy. I'll wait a little more before
doing that.

Thanks everybody for the help,
Paulo

> 
> Thanks,
> Paulo
> 
> Animesh Manna (1):
>   drm/i915/icl: Update FIA supported lane count for hpd.
> 
> Anusha Srivatsa (2):
>   drm/i915/icp: Add Interrupt Support
>   drm/i915/icl: Add Icelake PCH detection
> 
> Arkadiusz Hiler (1):
>   drm/i915/icl: Calculate link clock using the new registers
> 
> Dhinakaran Pandiyan (4):
>   drm/i915/icl: Extend AUX F interrupts to ICL
>   drm/i915/icl: GSE interrupt moves from DE_MISC to GU_MISC
>   drm/i915/icl: Support for TC North Display interrupts
>   drm/i915/icl: Handle hotplug interrupts for DP over TBT
> 
> Manasi Navare (3):
>   drm/i915/ICL: Add register definition for DFLEXDPMLE
>   drm/i915/icl: Add DDI HDMI level selection for ICL
>   drm/i915/icl: Get DDI clock for ICL based on PLLs.
> 
> Paulo Zanoni (11):
>   drm/i915/icl: introduce tc_port
>   drm/i915/icl: add icelake_get_ddi_pll()
>   drm/i915/icl: unconditionally init DDI for every port
>   drm/i915/icl: start adding the TBT pll
>   drm/i915/icl: compute the TBT PLL registers
>   drm/i915/icl: implement icl_digital_port_connected()
>   drm/i915/icl: store the port type for TC ports
>   drm/i915/icl: implement the tc/legacy HPD {dis,}connect flow for DP
>   drm/i915/icl: implement the legacy HPD {dis,}connect flow for HDMI
>   drm/i915/icl: program MG_DP_MODE
>   drm/i915/icl: toggle PHY clock gating around link training
> 
> Sripada, Radhakrishna (2):
>   drm/i915/icl: Map VBT DDC Pin to BSpec DDC Pin
>   drm/i915/icl: Add 10-bit support for hdmi
> 
>  drivers/gpu/drm/i915/i915_drv.c       |   2 +
>  drivers/gpu/drm/i915/i915_irq.c       | 295
> +++++++++++++++++++++++++++++++-
>  drivers/gpu/drm/i915/i915_reg.h       | 142 ++++++++++++++++
>  drivers/gpu/drm/i915/intel_bios.c     |  35 +++-
>  drivers/gpu/drm/i915/intel_ddi.c      |  65 ++++++-
>  drivers/gpu/drm/i915/intel_display.c  |  67 +++++++-
>  drivers/gpu/drm/i915/intel_display.h  |  18 ++
>  drivers/gpu/drm/i915/intel_dp.c       | 311
> +++++++++++++++++++++++++++++++++-
>  drivers/gpu/drm/i915/intel_dpll_mgr.c | 111 +++++++++++-
>  drivers/gpu/drm/i915/intel_dpll_mgr.h |  16 +-
>  drivers/gpu/drm/i915/intel_drv.h      |   7 +
>  drivers/gpu/drm/i915/intel_hdmi.c     |  75 +++++---
>  drivers/gpu/drm/i915/intel_vbt_defs.h |   6 +
>  13 files changed, 1098 insertions(+), 52 deletions(-)
> 


More information about the Intel-gfx mailing list