[Intel-gfx] [PATCH v4 0/2] Enable Dynamic cdclk and HDA together on GLK

Ville Syrjälä ville.syrjala at linux.intel.com
Wed Jun 13 12:27:52 UTC 2018


On Tue, Jun 12, 2018 at 02:58:45PM -0700, Abhay Kumar wrote:
> Patches needed to change cdclk to 2*BCLK before accessing HDA Codec.
> 
> Ville Syrjälä (2):
>   drm/i915: Force 2*96 MHz cdclk on glk/cnl when audio power is enabled
>   drm/i915: Shut off PW2 when changing cdclk on glk

Patchwork is probably totally confused by the threading here, so I
doubt you will get any testing report for this.

Also these two alone aren't sufficient. You'll need at least the
other two patches from the pw2 toggle branch.

> 
>  drivers/gpu/drm/i915/i915_drv.h         |  3 ++
>  drivers/gpu/drm/i915/i915_reg.h         |  4 ++
>  drivers/gpu/drm/i915/intel_audio.c      | 67 +++++++++++++++++++++++++++++++--
>  drivers/gpu/drm/i915/intel_cdclk.c      | 43 +++++++++++----------
>  drivers/gpu/drm/i915/intel_display.c    |  7 +++-
>  drivers/gpu/drm/i915/intel_drv.h        |  7 ++++
>  drivers/gpu/drm/i915/intel_runtime_pm.c | 34 +++++++++++++++++
>  7 files changed, 140 insertions(+), 25 deletions(-)
> 
> -- 
> 2.7.4
> 
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx at lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/intel-gfx

-- 
Ville Syrjälä
Intel


More information about the Intel-gfx mailing list