[Intel-gfx] [PATCH v8 0/8] drm/i915: per context slice/subslice powergating
Lionel Landwerlin
lionel.g.landwerlin at intel.com
Tue May 29 19:16:10 UTC 2018
Hi all,
Another iteration that takes into account :
- Tvrtko's nits from v7 on patch 8
- Tvrtko's suggestion not to return EPERM when dynamic sseu is
disabled through sysfs. Instead store the requested value and
apply it when/if dynamic sseu becomes enabled.
- A pretty important fix that prevented the MI_SDRI to be applied.
We were writting into a GGTT offset which didn't work (tests have
been updated to catch this). To address this, this iteration adds
patch 6 that creates a view of the context images into the kernel
context's PPGTT so that we can properly modify them from the
kernel context.
Many thanks to Chris & Tvrtko for review & discussions.
Cheers,
Chris Wilson (3):
drm/i915: Program RPCS for Broadwell
drm/i915: Record the sseu configuration per-context & engine
drm/i915: Expose RPCS (SSEU) configuration to userspace
Lionel Landwerlin (5):
drm/i915/perf: simplify configure all context function
drm/i915/perf: reuse intel_lrc ctx regs macro
drm/i915/perf: lock powergating configuration to default when active
drm/i915: create context image vma in kernel context
drm/i915: add a sysfs entry to let users set sseu configs
drivers/gpu/drm/i915/i915_drv.h | 50 ++++++
drivers/gpu/drm/i915/i915_gem.c | 2 +
drivers/gpu/drm/i915/i915_gem_context.c | 216 ++++++++++++++++++++++++
drivers/gpu/drm/i915/i915_gem_context.h | 5 +
drivers/gpu/drm/i915/i915_perf.c | 68 ++++----
drivers/gpu/drm/i915/i915_request.c | 20 +++
drivers/gpu/drm/i915/i915_request.h | 10 ++
drivers/gpu/drm/i915/i915_sysfs.c | 40 +++++
drivers/gpu/drm/i915/intel_lrc.c | 146 ++++++++++------
drivers/gpu/drm/i915/intel_lrc.h | 3 +
drivers/gpu/drm/i915/intel_ringbuffer.c | 2 +
drivers/gpu/drm/i915/intel_ringbuffer.h | 4 +
include/uapi/drm/i915_drm.h | 43 +++++
13 files changed, 530 insertions(+), 79 deletions(-)
--
2.17.0
More information about the Intel-gfx
mailing list