[Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Enable Plane Input CSC for YUV to RGB Conversion

Patchwork patchwork at emeril.freedesktop.org
Tue Oct 23 20:11:11 UTC 2018


== Series Details ==

Series: drm/i915: Enable Plane Input CSC for YUV to RGB Conversion
URL   : https://patchwork.freedesktop.org/series/51404/
State : warning

== Summary ==

$ dim checkpatch origin/drm-tip
5dc1b15925ab drm/i915: Enable Plane Input CSC for YUV to RGB Conversion
-:54: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'pipe' - possible side-effects?
#54: FILE: drivers/gpu/drm/i915/i915_reg.h:6590:
+#define PLANE_INPUT_CSC_RY_GY(pipe, plane)	\
+	_MMIO_PLANE(plane, _PLANE_INPUT_CSC_RY_GY_1(pipe), \
+		    _PLANE_INPUT_CSC_RY_GY_2(pipe))

-:72: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'pipe' - possible side-effects?
#72: FILE: drivers/gpu/drm/i915/i915_reg.h:6608:
+#define PLANE_INPUT_CSC_BY(pipe, plane)	\
+	_MMIO_PLANE(plane, _PLANE_INPUT_CSC_BY_1(pipe), \
+		    _PLANE_INPUT_CSC_BY_2(pipe))

-:90: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'pipe' - possible side-effects?
#90: FILE: drivers/gpu/drm/i915/i915_reg.h:6626:
+#define PLANE_INPUT_CSC_RU_GU(pipe, plane)	\
+	_MMIO_PLANE(plane, _PLANE_INPUT_CSC_RU_GU_1(pipe), \
+		    _PLANE_INPUT_CSC_RU_GU_2(pipe))

-:108: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'pipe' - possible side-effects?
#108: FILE: drivers/gpu/drm/i915/i915_reg.h:6644:
+#define PLANE_INPUT_CSC_BU(pipe, plane)	\
+	_MMIO_PLANE(plane, _PLANE_INPUT_CSC_BU_1(pipe), \
+		    _PLANE_INPUT_CSC_BU_2(pipe))

-:126: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'pipe' - possible side-effects?
#126: FILE: drivers/gpu/drm/i915/i915_reg.h:6662:
+#define PLANE_INPUT_CSC_RV_GV(pipe, plane)	\
+	_MMIO_PLANE(plane, _PLANE_INPUT_CSC_RV_GV_1(pipe), \
+		    _PLANE_INPUT_CSC_RV_GV_2(pipe))

-:144: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'pipe' - possible side-effects?
#144: FILE: drivers/gpu/drm/i915/i915_reg.h:6680:
+#define PLANE_INPUT_CSC_BV(pipe, plane)	\
+	_MMIO_PLANE(plane, _PLANE_INPUT_CSC_BV_1(pipe), \
+		    _PLANE_INPUT_CSC_BV_2(pipe))

-:162: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'pipe' - possible side-effects?
#162: FILE: drivers/gpu/drm/i915/i915_reg.h:6698:
+#define PLANE_INPUT_CSC_PREOFF_HI(pipe, plane)	\
+	_MMIO_PLANE(plane, _PLANE_INPUT_CSC_PREOFF_HI_1(pipe), \
+		    _PLANE_INPUT_CSC_PREOFF_HI_2(pipe))

-:180: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'pipe' - possible side-effects?
#180: FILE: drivers/gpu/drm/i915/i915_reg.h:6716:
+#define PLANE_INPUT_CSC_PREOFF_ME(pipe, plane)	\
+	_MMIO_PLANE(plane, _PLANE_INPUT_CSC_PREOFF_ME_1(pipe), \
+		    _PLANE_INPUT_CSC_PREOFF_ME_2(pipe))

-:198: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'pipe' - possible side-effects?
#198: FILE: drivers/gpu/drm/i915/i915_reg.h:6734:
+#define PLANE_INPUT_CSC_PREOFF_LO(pipe, plane)	\
+	_MMIO_PLANE(plane, _PLANE_INPUT_CSC_PREOFF_LO_1(pipe), \
+		    _PLANE_INPUT_CSC_PREOFF_LO_2(pipe))

-:216: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'pipe' - possible side-effects?
#216: FILE: drivers/gpu/drm/i915/i915_reg.h:6752:
+#define PLANE_INPUT_CSC_POSTOFF_HI(pipe, plane)	\
+	_MMIO_PLANE(plane, _PLANE_INPUT_CSC_POSTOFF_HI_1(pipe), \
+		    _PLANE_INPUT_CSC_POSTOFF_HI_2(pipe))

-:234: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'pipe' - possible side-effects?
#234: FILE: drivers/gpu/drm/i915/i915_reg.h:6770:
+#define PLANE_INPUT_CSC_POSTOFF_ME(pipe, plane)	\
+	_MMIO_PLANE(plane, _PLANE_INPUT_CSC_POSTOFF_ME_1(pipe), \
+		    _PLANE_INPUT_CSC_POSTOFF_ME_2(pipe))

-:252: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'pipe' - possible side-effects?
#252: FILE: drivers/gpu/drm/i915/i915_reg.h:6788:
+#define PLANE_INPUT_CSC_POSTOFF_LO(pipe, plane)	\
+	_MMIO_PLANE(plane, _PLANE_INPUT_CSC_POSTOFF_LO_1(pipe), \
+		    _PLANE_INPUT_CSC_POSTOFF_LO_2(pipe))

-:293: CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#293: FILE: drivers/gpu/drm/i915/intel_display.c:3664:
+void icl_program_input_csc_coeff(const struct intel_crtc_state *crtc_state,
+				const struct intel_plane_state *plane_state)

total: 0 errors, 0 warnings, 13 checks, 350 lines checked



More information about the Intel-gfx mailing list