[Intel-gfx] [PATCH v8 00/38] drm/i915/icl: dsi enabling

Jani Nikula jani.nikula at intel.com
Tue Oct 30 11:56:06 UTC 2018


Next version of [1]. Now includes all the patches I'm juggling, although
I haven't gone through the patches toward the end of the series all that
much. Still needs the DSI PLL stuff Vandita covers.

Also available at icl-dsi-2018-10-30 branch of [2].

The patches that include my Reviewed-by I haven't changed.

BR,
Jani.


[1] https://patchwork.freedesktop.org/series/51011/
[2] https://cgit.freedesktop.org/~jani/drm/


Anusha Srivatsa (1):
  drm/i915/icl: Add DSS_CTL Registers

Jani Nikula (3):
  drm/i915/icl: Allocate DSI encoder/connector
  drm/i915/icl: Allocate hosts for DSI ports
  drm/i915/icl: Load DSI packet payload to queue

Madhav Chauhan (34):
  drm/i915/icl: Move dsi host init code to common file
  drm/i915/dsi: move connector mode functions to common file
  drm/i915/icl: Set max return packet size for DSI panel
  drm/i915/icl: Power on DSI panel
  drm/i915/icl: Wait for header/payload credits release
  drm/i915/icl: Turn ON panel backlight
  drm/i915/icl: Turn OFF panel backlight
  drm/i915/icl: Disable DSI transcoders
  drm/i915/icl: Power down DSI panel
  drm/i915/icl: Put DSI link in ULPS
  drm/i915/icl: Disable DDI function
  drm/i915/icl: Disable portsync mode
  drm/i915/icl: Disable DSI ports
  drm/i915/icl: Disable DSI IO power
  drm/i915/icl: Define DSI timeout registers
  drm/i915/icl: Program HS_TX_TIMEOUT/LP_RX_TIMEOUT/TA_TIMEOUT registers
  drm/i915/icl: Find DSI presence for ICL
  drm/i915/icl: Add DSI packet payload/header registers
  drm/i915/icl: Fetch DSI pkt to be transferred
  drm/i915/icl: Add get config functionality for DSI
  drm/i915/icl: Get HW state for DSI encoder
  drm/i915/icl: Add DSI connector functions
  drm/i915/icl: Add DSI connector helper functions
  drm/i915/icl: Add DSI encoder remaining functions
  drm/i915/icl: Fill DSI ports info
  drm/i915/icl: Configure DSI Dual link mode
  drm/i915/icl: Define Panel power ctrl register
  drm/i915/icl: Define missing bitfield for shortplug reg
  drm/i915/icl: Define display GPIO pins for DSI
  drm/i915/icl: Add changes to program DSI panel GPIOs
  HACK: drm/i915/icl: Configure backlight functions for DSI
  drm/i915/icl: Don't wait for empty FIFO
  drm/i915/icl: Consider DSI for getting transcoder state
  drm/i915/icl: Get pipe timings for DSI

 drivers/gpu/drm/i915/i915_reg.h      | 110 ++++++
 drivers/gpu/drm/i915/icl_dsi.c       | 716 ++++++++++++++++++++++++++++++++++-
 drivers/gpu/drm/i915/intel_bios.c    |  12 +-
 drivers/gpu/drm/i915/intel_display.c |  33 +-
 drivers/gpu/drm/i915/intel_drv.h     |   3 +
 drivers/gpu/drm/i915/intel_dsi.c     |  81 ++++
 drivers/gpu/drm/i915/intel_dsi.h     |   7 +
 drivers/gpu/drm/i915/intel_dsi_vbt.c |  63 ++-
 drivers/gpu/drm/i915/intel_panel.c   |   3 +-
 drivers/gpu/drm/i915/vlv_dsi.c       |  84 +---
 10 files changed, 1008 insertions(+), 104 deletions(-)

-- 
2.11.0



More information about the Intel-gfx mailing list