[Intel-gfx] [PATCH v11 0/7] Per context dynamic (sub)slice power-gating
Tvrtko Ursulin
tursulin at ursulin.net
Wed Sep 5 14:22:15 UTC 2018
From: Tvrtko Ursulin <tvrtko.ursulin at intel.com>
Updated series after continuing Lionel's work.
Userspace for the feature is the media-driver project on GitHub. Please see
https://github.com/intel/media-driver/pull/271/commits.
No headline changes this time.
Some review feedback, some refactoring, some patches got merged and two new
appeared to help with the simplified implementation and also lock SSEU config
to a workable set on Icelake.
IGT to be sent separately.
Chris Wilson (3):
drm/i915: Program RPCS for Broadwell
drm/i915: Record the sseu configuration per-context & engine
drm/i915: Expose RPCS (SSEU) configuration to userspace
Lionel Landwerlin (1):
drm/i915/perf: lock powergating configuration to default when active
Tvrtko Ursulin (3):
drm/i915/execlists: Move RPCS setup to context pin
drm/i915: Add timeline barrier support
drm/i915/icl: Support co-existance between per-context SSEU and OA
drivers/gpu/drm/i915/i915_drv.h | 14 +
drivers/gpu/drm/i915/i915_gem_context.c | 305 +++++++++++++++++-
drivers/gpu/drm/i915/i915_gem_context.h | 10 +
drivers/gpu/drm/i915/i915_perf.c | 5 +
drivers/gpu/drm/i915/i915_request.c | 13 +
drivers/gpu/drm/i915/i915_request.h | 10 +
drivers/gpu/drm/i915/i915_timeline.c | 3 +
drivers/gpu/drm/i915/i915_timeline.h | 27 ++
drivers/gpu/drm/i915/intel_lrc.c | 65 ++--
drivers/gpu/drm/i915/intel_lrc.h | 3 +
.../gpu/drm/i915/selftests/mock_timeline.c | 2 +
include/uapi/drm/i915_drm.h | 43 +++
12 files changed, 479 insertions(+), 21 deletions(-)
--
2.17.1
More information about the Intel-gfx
mailing list