[Intel-gfx] [PATCH 6/9] drm/i915: Drop HDC_CHICKEN and CTX_PREEMPT on Skylake
Chris Wilson
chris at chris-wilson.co.uk
Mon Apr 15 18:47:35 UTC 2019
HDC_CHICKEN and CTX_PREEMPT were not writable through the whitelist.
Signed-off-by: Chris Wilson <chris at chris-wilson.co.uk>
---
drivers/gpu/drm/i915/intel_workarounds.c | 6 ------
1 file changed, 6 deletions(-)
diff --git a/drivers/gpu/drm/i915/intel_workarounds.c b/drivers/gpu/drm/i915/intel_workarounds.c
index 9cd39214fb7f..0ad2612dfd62 100644
--- a/drivers/gpu/drm/i915/intel_workarounds.c
+++ b/drivers/gpu/drm/i915/intel_workarounds.c
@@ -1013,15 +1013,9 @@ whitelist_reg(struct i915_wa_list *wal, i915_reg_t reg)
static void skl_whitelist_build(struct i915_wa_list *w)
{
- /* WaVFEStateAfterPipeControlwithMediaStateClear:skl,bxt,glk,cfl */
- whitelist_reg(w, GEN9_CTX_PREEMPT_REG);
-
/* WaEnablePreemptionGranularityControlByUMD:skl,bxt,kbl,cfl,[cnl] */
whitelist_reg(w, GEN8_CS_CHICKEN1);
- /* WaAllowUMDToModifyHDCChicken1:skl,bxt,kbl,glk,cfl */
- whitelist_reg(w, GEN8_HDC_CHICKEN1);
-
/* WaDisableLSQCROPERFforOCL:skl */
whitelist_reg(w, GEN8_L3SQCREG4);
}
--
2.20.1
More information about the Intel-gfx
mailing list