[Intel-gfx] [PATCH v3 04/13] drm/i915/dsc: move DP specific compute params to intel_dp.c
Kulkarni, Vandita
vandita.kulkarni at intel.com
Thu Dec 5 05:07:15 UTC 2019
> -----Original Message-----
> From: Jani Nikula <jani.nikula at intel.com>
> Sent: Tuesday, November 26, 2019 7:13 PM
> To: intel-gfx at lists.freedesktop.org
> Cc: Nikula, Jani <jani.nikula at intel.com>; Navare, Manasi D
> <manasi.d.navare at intel.com>; Kulkarni, Vandita
> <vandita.kulkarni at intel.com>; Ville Syrjälä <ville.syrjala at linux.intel.com>
> Subject: [PATCH v3 04/13] drm/i915/dsc: move DP specific compute params
> to intel_dp.c
>
> Turns out future DSI specific parameters aren't workable with the approach
> of having the encoder specific functions in intel_vdsc.c. Make
> intel_dsc_compute_params() a helper that does the encoder independent
> parts, and have encoder code call it. Move intel_dsc_dp_compute_params()
> to intel_dp.c as intel_dp_dsc_compute_params().
>
> No functional changes.
>
> v2: Rename pipe_config to crtc_state while at it.
>
> Cc: Manasi Navare <manasi.d.navare at intel.com>
> Cc: Vandita Kulkarni <vandita.kulkarni at intel.com>
> Cc: Ville Syrjälä <ville.syrjala at linux.intel.com>
> Signed-off-by: Jani Nikula <jani.nikula at intel.com>
Looks good to me.
Reviewed-by: Vandita Kulkarni <vandita.kulkarni at intel.com>
Thanks,
Vandita
> ---
> drivers/gpu/drm/i915/display/intel_dp.c | 47 +++++++++++++++++++++-
> drivers/gpu/drm/i915/display/intel_vdsc.c | 48 +----------------------
> 2 files changed, 47 insertions(+), 48 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_dp.c
> b/drivers/gpu/drm/i915/display/intel_dp.c
> index 3123958e2081..506c7d19968b 100644
> --- a/drivers/gpu/drm/i915/display/intel_dp.c
> +++ b/drivers/gpu/drm/i915/display/intel_dp.c
> @@ -2046,6 +2046,51 @@ static int intel_dp_dsc_compute_bpp(struct
> intel_dp *intel_dp, u8 dsc_max_bpc)
> return 0;
> }
>
> +#define DSC_SUPPORTED_VERSION_MIN 1
> +
> +static int intel_dp_dsc_compute_params(struct intel_encoder *encoder,
> + struct intel_crtc_state *crtc_state) {
> + struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
> + struct drm_dsc_config *vdsc_cfg = &crtc_state->dsc.config;
> + u8 line_buf_depth;
> + int ret;
> +
> + ret = intel_dsc_compute_params(encoder, crtc_state);
> + if (ret)
> + return ret;
> +
> + vdsc_cfg->dsc_version_major =
> + (intel_dp->dsc_dpcd[DP_DSC_REV - DP_DSC_SUPPORT] &
> + DP_DSC_MAJOR_MASK) >> DP_DSC_MAJOR_SHIFT;
> + vdsc_cfg->dsc_version_minor =
> + min(DSC_SUPPORTED_VERSION_MIN,
> + (intel_dp->dsc_dpcd[DP_DSC_REV - DP_DSC_SUPPORT] &
> + DP_DSC_MINOR_MASK) >> DP_DSC_MINOR_SHIFT);
> +
> + vdsc_cfg->convert_rgb = intel_dp-
> >dsc_dpcd[DP_DSC_DEC_COLOR_FORMAT_CAP - DP_DSC_SUPPORT] &
> + DP_DSC_RGB;
> +
> + line_buf_depth = drm_dp_dsc_sink_line_buf_depth(intel_dp-
> >dsc_dpcd);
> + if (!line_buf_depth) {
> + DRM_DEBUG_KMS("DSC Sink Line Buffer Depth invalid\n");
> + return -EINVAL;
> + }
> +
> + if (vdsc_cfg->dsc_version_minor == 2)
> + vdsc_cfg->line_buf_depth = (line_buf_depth ==
> DSC_1_2_MAX_LINEBUF_DEPTH_BITS) ?
> + DSC_1_2_MAX_LINEBUF_DEPTH_VAL :
> line_buf_depth;
> + else
> + vdsc_cfg->line_buf_depth = (line_buf_depth >
> DSC_1_1_MAX_LINEBUF_DEPTH_BITS) ?
> + DSC_1_1_MAX_LINEBUF_DEPTH_BITS :
> line_buf_depth;
> +
> + vdsc_cfg->block_pred_enable =
> + intel_dp->dsc_dpcd[DP_DSC_BLK_PREDICTION_SUPPORT -
> DP_DSC_SUPPORT] &
> + DP_DSC_BLK_PREDICTION_IS_SUPPORTED;
> +
> + return drm_dsc_compute_rc_parameters(vdsc_cfg);
> +}
> +
> static int intel_dp_dsc_compute_config(struct intel_dp *intel_dp,
> struct intel_crtc_state *pipe_config,
> struct drm_connector_state *conn_state,
> @@ -2132,7 +2177,7 @@ static int intel_dp_dsc_compute_config(struct
> intel_dp *intel_dp,
> }
> }
>
> - ret = intel_dsc_compute_params(&dig_port->base, pipe_config);
> + ret = intel_dp_dsc_compute_params(&dig_port->base, pipe_config);
> if (ret < 0) {
> DRM_DEBUG_KMS("Cannot compute valid DSC parameters
> for Input Bpp = %d "
> "Compressed BPP = %d\n",
> diff --git a/drivers/gpu/drm/i915/display/intel_vdsc.c
> b/drivers/gpu/drm/i915/display/intel_vdsc.c
> index b23ba8d108db..834d665a47d2 100644
> --- a/drivers/gpu/drm/i915/display/intel_vdsc.c
> +++ b/drivers/gpu/drm/i915/display/intel_vdsc.c
> @@ -30,8 +30,6 @@ enum COLUMN_INDEX_BPC {
> MAX_COLUMN_INDEX
> };
>
> -#define DSC_SUPPORTED_VERSION_MIN 1
> -
> /* From DSC_v1.11 spec, rc_parameter_Set syntax element typically
> constant */ static const u16 rc_buf_thresh[] = {
> 896, 1792, 2688, 3584, 4480, 5376, 6272, 6720, 7168, 7616, @@ -
> 335,45 +333,6 @@ static const struct rc_parameters *get_rc_params(u16
> compressed_bpp,
> return &rc_parameters[row_index][column_index];
> }
>
> -/* Values filled from DSC Sink DPCD */
> -static int intel_dsc_dp_compute_params(struct intel_encoder *encoder,
> - struct intel_crtc_state *pipe_config)
> -{
> - struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
> - struct drm_dsc_config *vdsc_cfg = &pipe_config->dsc.config;
> - u8 line_buf_depth;
> -
> - vdsc_cfg->dsc_version_major =
> - (intel_dp->dsc_dpcd[DP_DSC_REV - DP_DSC_SUPPORT] &
> - DP_DSC_MAJOR_MASK) >> DP_DSC_MAJOR_SHIFT;
> - vdsc_cfg->dsc_version_minor =
> - min(DSC_SUPPORTED_VERSION_MIN,
> - (intel_dp->dsc_dpcd[DP_DSC_REV - DP_DSC_SUPPORT] &
> - DP_DSC_MINOR_MASK) >> DP_DSC_MINOR_SHIFT);
> -
> - vdsc_cfg->convert_rgb = intel_dp-
> >dsc_dpcd[DP_DSC_DEC_COLOR_FORMAT_CAP - DP_DSC_SUPPORT] &
> - DP_DSC_RGB;
> -
> - line_buf_depth = drm_dp_dsc_sink_line_buf_depth(intel_dp-
> >dsc_dpcd);
> - if (!line_buf_depth) {
> - DRM_DEBUG_KMS("DSC Sink Line Buffer Depth invalid\n");
> - return -EINVAL;
> - }
> -
> - if (vdsc_cfg->dsc_version_minor == 2)
> - vdsc_cfg->line_buf_depth = (line_buf_depth ==
> DSC_1_2_MAX_LINEBUF_DEPTH_BITS) ?
> - DSC_1_2_MAX_LINEBUF_DEPTH_VAL :
> line_buf_depth;
> - else
> - vdsc_cfg->line_buf_depth = (line_buf_depth >
> DSC_1_1_MAX_LINEBUF_DEPTH_BITS) ?
> - DSC_1_1_MAX_LINEBUF_DEPTH_BITS :
> line_buf_depth;
> -
> - vdsc_cfg->block_pred_enable =
> - intel_dp-
> >dsc_dpcd[DP_DSC_BLK_PREDICTION_SUPPORT - DP_DSC_SUPPORT] &
> - DP_DSC_BLK_PREDICTION_IS_SUPPORTED;
> -
> - return 0;
> -}
> -
> int intel_dsc_compute_params(struct intel_encoder *encoder,
> struct intel_crtc_state *pipe_config) { @@ -381,7
> +340,6 @@ int intel_dsc_compute_params(struct intel_encoder *encoder,
> u16 compressed_bpp = pipe_config->dsc.compressed_bpp;
> const struct rc_parameters *rc_params;
> u8 i = 0;
> - int ret;
>
> vdsc_cfg->pic_width = pipe_config-
> >hw.adjusted_mode.crtc_hdisplay;
> vdsc_cfg->pic_height = pipe_config-
> >hw.adjusted_mode.crtc_vdisplay;
> @@ -470,11 +428,7 @@ int intel_dsc_compute_params(struct intel_encoder
> *encoder,
> vdsc_cfg->initial_scale_value = (vdsc_cfg->rc_model_size << 3) /
> (vdsc_cfg->rc_model_size - vdsc_cfg->initial_offset);
>
> - ret = intel_dsc_dp_compute_params(encoder, pipe_config);
> - if (ret)
> - return ret;
> -
> - return drm_dsc_compute_rc_parameters(vdsc_cfg);
> + return 0;
> }
>
> enum intel_display_power_domain
> --
> 2.20.1
More information about the Intel-gfx
mailing list