[Intel-gfx] [PATCH] drm/i915: fix i9xx irq enable/disable
Daniele Ceraolo Spurio
daniele.ceraolospurio at intel.com
Fri Mar 29 16:20:48 UTC 2019
On 3/29/19 9:19 AM, Daniele Ceraolo Spurio wrote:
> Those functions are used on gen4 as well and gen4 does have a non-RCS
> engine, so remove the BUG_ON and flip back the logic to what it was
> before the ENGINE_READ/WRITE update
>
> Fixes: baba6e572b38 ("drm/i915: take a reference to uncore in the engine and use it")
I'm not sure why this hasn't failed on our gen4 machines in CI. Are we
now so proactive in polling the HWSP that we just never enable the irqs?
Daniele
> Signed-off-by: Daniele Ceraolo Spurio <daniele.ceraolospurio at intel.com>
> Cc: Chris Wilson <chris at chris-wilson.co.uk>
> Cc: Paulo Zanoni <paulo.r.zanoni at intel.com>
> ---
> drivers/gpu/drm/i915/intel_ringbuffer.c | 10 +++-------
> drivers/gpu/drm/i915/intel_ringbuffer.h | 1 +
> 2 files changed, 4 insertions(+), 7 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/intel_ringbuffer.c b/drivers/gpu/drm/i915/intel_ringbuffer.c
> index 48ba4d61a4ae..586e75c9edf3 100644
> --- a/drivers/gpu/drm/i915/intel_ringbuffer.c
> +++ b/drivers/gpu/drm/i915/intel_ringbuffer.c
> @@ -976,20 +976,16 @@ gen5_irq_disable(struct intel_engine_cs *engine)
> static void
> i9xx_irq_enable(struct intel_engine_cs *engine)
> {
> - GEM_BUG_ON(engine->id != RCS0);
> -
> engine->i915->irq_mask &= ~engine->irq_enable_mask;
> - ENGINE_WRITE(engine, RING_IMR, engine->i915->irq_mask);
> - ENGINE_POSTING_READ(engine, RING_IMR);
> + intel_uncore_write(engine->uncore, IMR, engine->i915->irq_mask);
> + ENGINE_POSTING_READ_FW(engine, RING_IMR);
> }
>
> static void
> i9xx_irq_disable(struct intel_engine_cs *engine)
> {
> - GEM_BUG_ON(engine->id != RCS0);
> -
> engine->i915->irq_mask |= engine->irq_enable_mask;
> - ENGINE_WRITE(engine, RING_IMR, engine->i915->irq_mask);
> + intel_uncore_write(engine->uncore, IMR, engine->i915->irq_mask);
> }
>
> static void
> diff --git a/drivers/gpu/drm/i915/intel_ringbuffer.h b/drivers/gpu/drm/i915/intel_ringbuffer.h
> index e58d6f04177b..f34459ffaeb8 100644
> --- a/drivers/gpu/drm/i915/intel_ringbuffer.h
> +++ b/drivers/gpu/drm/i915/intel_ringbuffer.h
> @@ -52,6 +52,7 @@ struct drm_printer;
> #define ENGINE_READ(...) __ENGINE_READ_OP(read, __VA_ARGS__)
> #define ENGINE_READ_FW(...) __ENGINE_READ_OP(read_fw, __VA_ARGS__)
> #define ENGINE_POSTING_READ(...) __ENGINE_READ_OP(posting_read, __VA_ARGS__)
> +#define ENGINE_POSTING_READ_FW(...) __ENGINE_READ_OP(posting_read_fw, __VA_ARGS__)
>
> #define ENGINE_READ64(engine__, lower_reg__, upper_reg__) \
> __ENGINE_REG_OP(read64_2x32, (engine__), \
>
More information about the Intel-gfx
mailing list