[Intel-gfx] [PATCH v10 0/6] DC3CO Support for TGL
Anshuman Gupta
anshuman.gupta at intel.com
Tue Oct 1 14:16:19 UTC 2019
Resending this version v10 after adding Imre's RB and after fixing
few code refactoring related comments provided by Imre.
Anshuman Gupta (6):
drm/i915/tgl: Add DC3CO required register and bits
drm/i915/tgl: Add DC3CO mask to allowed_dc_mask and gen9_dc_mask
drm/i915/tgl: Enable DC3CO state in "DC Off" power well
drm/i915/tgl: Do modeset to enable and configure DC3CO exitline
drm/i915/tgl: Switch between dc3co and dc5 based on display idleness
drm/i915/tgl: Add DC3CO counter in i915_dmc_info
drivers/gpu/drm/i915/display/intel_ddi.c | 93 ++++++++++-
drivers/gpu/drm/i915/display/intel_display.c | 1 +
.../drm/i915/display/intel_display_power.c | 154 ++++++++++++++++--
.../drm/i915/display/intel_display_power.h | 3 +
.../drm/i915/display/intel_display_types.h | 1 +
drivers/gpu/drm/i915/display/intel_psr.c | 114 ++++++++++++-
drivers/gpu/drm/i915/i915_debugfs.c | 7 +
drivers/gpu/drm/i915/i915_drv.h | 4 +
drivers/gpu/drm/i915/i915_params.c | 3 +-
drivers/gpu/drm/i915/i915_reg.h | 10 ++
10 files changed, 371 insertions(+), 19 deletions(-)
--
2.21.0
More information about the Intel-gfx
mailing list