[Intel-gfx] ✗ Fi.CI.SPARSE: warning for SAGV support for Gen12+ (rev10)
Patchwork
patchwork at emeril.freedesktop.org
Fri Apr 3 06:54:52 UTC 2020
== Series Details ==
Series: SAGV support for Gen12+ (rev10)
URL : https://patchwork.freedesktop.org/series/75129/
State : warning
== Summary ==
$ dim sparse origin/drm-tip
Sparse version: v0.6.0
Commit: drm/i915: Start passing latency as parameter
Okay!
Commit: drm/i915: Eliminate magic numbers "0" and "1" from color plane
Okay!
Commit: drm/i915: Introduce skl_plane_wm_level accessor.
Okay!
Commit: drm/i915: Add intel_atomic_get_bw_*_state helpers
Okay!
Commit: drm/i915: Extract gen specific functions from intel_can_enable_sagv
Okay!
Commit: drm/i915: Add proper SAGV support for TGL+
+drivers/gpu/drm/i915/intel_pm.c:3836:6: warning: symbol 'intel_can_enable_sagv_on_pipe' was not declared. Should it be static?
Commit: drm/i915: Added required new PCode commands
Okay!
Commit: drm/i915: Rename bw_state to new_bw_state
Okay!
Commit: drm/i915: Restrict qgv points which don't have enough bandwidth.
Okay!
Commit: drm/i915: Enable SAGV support for Gen12
Okay!
More information about the Intel-gfx
mailing list