[Intel-gfx] [PATCH v2 28/59] drm/kmb: Changed MMIO size
Anitha Chrisanthus
anitha.chrisanthus at intel.com
Tue Jul 14 20:57:14 UTC 2020
Also added debug messages
Signed-off-by: Anitha Chrisanthus <anitha.chrisanthus at intel.com>
---
drivers/gpu/drm/kmb/kmb_drv.c | 16 ++++++++++++++--
drivers/gpu/drm/kmb/kmb_regs.h | 6 +++---
2 files changed, 17 insertions(+), 5 deletions(-)
diff --git a/drivers/gpu/drm/kmb/kmb_drv.c b/drivers/gpu/drm/kmb/kmb_drv.c
index 4afdb9c..d13552a 100644
--- a/drivers/gpu/drm/kmb/kmb_drv.c
+++ b/drivers/gpu/drm/kmb/kmb_drv.c
@@ -29,6 +29,7 @@
#include "kmb_plane.h"
#include "kmb_regs.h"
+#define DEBUG
/*IRQ handler*/
static irqreturn_t kmb_isr(int irq, void *arg);
@@ -327,6 +328,7 @@ static int kmb_drm_bind(struct device *dev)
dev_set_drvdata(dev, drm);
kmb_setup_mode_config(drm);
+ DRM_DEBUG("kmb_bind : after kmb_setup_mode_config\n");
ret = kmb_load(drm, 0);
if (ret)
goto err_free;
@@ -439,17 +441,27 @@ static int kmb_probe(struct platform_device *pdev)
{
struct device_node *port;
struct component_match *match = NULL;
+ int ret;
/* there is only one output port inside each device, find it */
+ DRM_DEBUG("%s : ENTER", __func__);
+
port = of_graph_get_remote_node(pdev->dev.of_node, 0, 0);
+ DRM_DEBUG("%s : port = 0x%pOF\n", __func__, port);
if (!port)
return -ENODEV;
+ DRM_DEBUG("%s : after get_remote", __func__);
+ DRM_DEBUG("Adding component %pOF\n", port);
drm_of_component_match_add(&pdev->dev, &match, compare_dev, port);
+ DRM_DEBUG("%s : after get_match", __func__);
of_node_put(port);
- return component_master_add_with_match(&pdev->dev, &kmb_master_ops,
- match);
+ ret = component_master_add_with_match(&pdev->dev, &kmb_master_ops,
+ match);
+
+ DRM_DEBUG("%s : EXIT ret=%d\n", __func__, ret);
+ return ret;
}
static int kmb_remove(struct platform_device *pdev)
diff --git a/drivers/gpu/drm/kmb/kmb_regs.h b/drivers/gpu/drm/kmb/kmb_regs.h
index 85b55cb..e98e144 100644
--- a/drivers/gpu/drm/kmb/kmb_regs.h
+++ b/drivers/gpu/drm/kmb/kmb_regs.h
@@ -13,9 +13,9 @@
/*from Data Book section 12.11.6.1 page 4972 */
#define LCD_BASE_ADDR (0x20930000)
#define MSS_CAM_BASE_ADDR (MIPI_BASE_ADDR + 0x10000)
-#define LCD_MMIO_SIZE (0x10000)
-#define MIPI_MMIO_SIZE (0x10000)
-#define MSS_CAM_MMIO_SIZE (0x10000)
+#define LCD_MMIO_SIZE (0x3000)
+#define MIPI_MMIO_SIZE (0x4000)
+#define MSS_CAM_MMIO_SIZE (0x10)
/***************************************************************************
* LCD controller control register defines
--
2.7.4
More information about the Intel-gfx
mailing list