[Intel-gfx] [PATCH v2] drm/i915/psr: Program default IO buffer Wake and Fast Wake
Souza, Jose
jose.souza at intel.com
Fri Jun 5 15:44:01 UTC 2020
On Fri, 2020-06-05 at 17:04 +0300, Gwan-gyeong Mun wrote:
> The IO buffer Wake and Fast Wake bit size and value have been changed from
> Gen12+. It programs the default value of IO buffer Wake and Fast Wake on
> Gen12+. It adds definitions of IO buffer Wake and Fast Wake for pre Gen12
> and Gen12+. And it aligns PSR2 definition macros.
>
> v2: Fix macro definitions. (José)
>
> Cc: José Roberto de Souza <jose.souza at intel.com>
> Signed-off-by: Gwan-gyeong Mun <gwan-gyeong.mun at intel.com>
> ---
> drivers/gpu/drm/i915/display/intel_psr.c | 12 +++++
> drivers/gpu/drm/i915/i915_reg.h | 68 +++++++++++++++++-------
> 2 files changed, 61 insertions(+), 19 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_psr.c b/drivers/gpu/drm/i915/display/intel_psr.c
> index 7a0011e42e00..765740d2f32f 100644
> --- a/drivers/gpu/drm/i915/display/intel_psr.c
> +++ b/drivers/gpu/drm/i915/display/intel_psr.c
> @@ -537,6 +537,18 @@ static void hsw_activate_psr2(struct intel_dp *intel_dp)
> val |= EDP_PSR2_FRAME_BEFORE_SU(dev_priv->psr.sink_sync_latency + 1);
> val |= intel_psr2_get_tp_time(intel_dp);
>
> + if (INTEL_GEN(dev_priv) >= 12) {
> + /*
> + * TODO: In order to setting an optimal power consumption,
> + * lower than 4k resoluition mode needs to decrese IO_BUFFER_WAKE
> + * and FAST_WAKE. And higher than 4K resolution mode needs
> + * to increase IO_BUFFER_WAKE and FAST_WAKE.
> + */
> + val |= TGL_EDP_PSR2_BLOCK_COUNT_NUM_2;
Better to update the comment above saying that you are setting the default values and not the optimal ones and remove this 2 comments.
> + val |= TGL_EDP_PSR2_IO_BUFFER_WAKE_7lines; /* default BSpec value */
> + val |= TGL_EDP_PSR2_FAST_WAKE_7lines; /* default BSpec value */
> + }
Missing set the default values for GEN9.
> +
> /*
> * PSR2 HW is incorrectly using EDP_PSR_TP1_TP3_SEL and BSpec is
> * recommending keep this bit unset while PSR2 is enabled.
> diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h
> index 814a70945468..bf8988e9ff70 100644
> --- a/drivers/gpu/drm/i915/i915_reg.h
> +++ b/drivers/gpu/drm/i915/i915_reg.h
> @@ -4511,25 +4511,55 @@ enum {
> #define EDP_PSR_DEBUG_MASK_DISP_REG_WRITE (1 << 16) /* Reserved in ICL+ */
> #define EDP_PSR_DEBUG_EXIT_ON_PIXEL_UNDERRUN (1 << 15) /* SKL+ */
>
> -#define _PSR2_CTL_A 0x60900
> -#define _PSR2_CTL_EDP 0x6f900
> -#define EDP_PSR2_CTL(tran) _MMIO_TRANS2(tran, _PSR2_CTL_A)
> -#define EDP_PSR2_ENABLE (1 << 31)
> -#define EDP_SU_TRACK_ENABLE (1 << 30)
> -#define EDP_Y_COORDINATE_VALID (1 << 26) /* GLK and CNL+ */
> -#define EDP_Y_COORDINATE_ENABLE (1 << 25) /* GLK and CNL+ */
> -#define EDP_MAX_SU_DISABLE_TIME(t) ((t) << 20)
> -#define EDP_MAX_SU_DISABLE_TIME_MASK (0x1f << 20)
> -#define EDP_PSR2_TP2_TIME_500us (0 << 8)
> -#define EDP_PSR2_TP2_TIME_100us (1 << 8)
> -#define EDP_PSR2_TP2_TIME_2500us (2 << 8)
> -#define EDP_PSR2_TP2_TIME_50us (3 << 8)
> -#define EDP_PSR2_TP2_TIME_MASK (3 << 8)
> -#define EDP_PSR2_FRAME_BEFORE_SU_SHIFT 4
> -#define EDP_PSR2_FRAME_BEFORE_SU_MASK (0xf << 4)
> -#define EDP_PSR2_FRAME_BEFORE_SU(a) ((a) << 4)
> -#define EDP_PSR2_IDLE_FRAME_MASK 0xf
> -#define EDP_PSR2_IDLE_FRAME_SHIFT 0
> +#define _PSR2_CTL_A 0x60900
> +#define _PSR2_CTL_EDP 0x6f900
> +#define EDP_PSR2_CTL(tran) _MMIO_TRANS2(tran, _PSR2_CTL_A)
> +#define EDP_PSR2_ENABLE (1 << 31)
> +#define EDP_SU_TRACK_ENABLE (1 << 30)
> +#define TGL_EDP_PSR2_BLOCK_COUNT_NUM_2 (0 << 28)
> +#define TGL_EDP_PSR2_BLOCK_COUNT_NUM_3 (1 << 28)
> +#define EDP_Y_COORDINATE_VALID (1 << 26) /* GLK and CNL+ */
> +#define EDP_Y_COORDINATE_ENABLE (1 << 25) /* GLK and CNL+ */
> +#define EDP_MAX_SU_DISABLE_TIME(t) ((t) << 20)
> +#define EDP_MAX_SU_DISABLE_TIME_MASK (0x1f << 20)
> +#define EDP_PSR2_IO_BUFFER_WAKE_5lines (3 << 13)
> +#define EDP_PSR2_IO_BUFFER_WAKE_6lines (2 << 13)
> +#define EDP_PSR2_IO_BUFFER_WAKE_7lines (1 << 13)
> +#define EDP_PSR2_IO_BUFFER_WAKE_8lines (0 << 13)
> +#define EDP_PSR2_IO_BUFFER_WAKE_MASK (3 << 13)
> +#define TGL_EDP_PSR2_IO_BUFFER_WAKE_5lines (0 << 13)
> +#define TGL_EDP_PSR2_IO_BUFFER_WAKE_6lines (1 << 13)
> +#define TGL_EDP_PSR2_IO_BUFFER_WAKE_7lines (2 << 13)
> +#define TGL_EDP_PSR2_IO_BUFFER_WAKE_8lines (3 << 13)
> +#define TGL_EDP_PSR2_IO_BUFFER_WAKE_9lines (4 << 13)
> +#define TGL_EDP_PSR2_IO_BUFFER_WAKE_10lines (5 << 13)
> +#define TGL_EDP_PSR2_IO_BUFFER_WAKE_11lines (6 << 13)
> +#define TGL_EDP_PSR2_IO_BUFFER_WAKE_12lines (7 << 13)
Not wrong but you could have something like:
#define TGL_EDP_PSR2_IO_BUFFER_WAKE_MIN_LINES 5
#define TGL_EDP_PSR2_IO_BUFFER_WAKE(lines) ((lines - TGL_EDP_PSR2_IO_BUFFER_WAKE_MIN_LINES) << 13)
Macro users will be responsible to check and not use a number of lines lower than TGL_EDP_PSR2_IO_BUFFER_WAKE_MIN_LINES.
Same for fast wake.
> +#define TGL_EDP_PSR2_IO_BUFFER_WAKE_MASK (7 << 13)
> +#define EDP_PSR2_FAST_WAKE_5lines (3 << 11)
> +#define EDP_PSR2_FAST_WAKE_6lines (2 << 11)
> +#define EDP_PSR2_FAST_WAKE_7lines (1 << 11)
> +#define EDP_PSR2_FAST_WAKE_8lines (0 << 11)
> +#define EDP_PSR2_FAST_WAKE_MASK (3 << 11)
> +#define TGL_EDP_PSR2_FAST_WAKE_5lines (0 << 10)
> +#define TGL_EDP_PSR2_FAST_WAKE_6lines (1 << 10)
> +#define TGL_EDP_PSR2_FAST_WAKE_7lines (2 << 10)
> +#define TGL_EDP_PSR2_FAST_WAKE_8lines (3 << 10)
> +#define TGL_EDP_PSR2_FAST_WAKE_9lines (4 << 10)
> +#define TGL_EDP_PSR2_FAST_WAKE_10lines (5 << 10)
> +#define TGL_EDP_PSR2_FAST_WAKE_11lines (6 << 10)
> +#define TGL_EDP_PSR2_FAST_WAKE_12lines (7 << 10)
> +#define TGL_EDP_PSR2_FAST_WAKE_MASK (7 << 10)
> +#define EDP_PSR2_TP2_TIME_500us (0 << 8)
> +#define EDP_PSR2_TP2_TIME_100us (1 << 8)
> +#define EDP_PSR2_TP2_TIME_2500us (2 << 8)
> +#define EDP_PSR2_TP2_TIME_50us (3 << 8)
> +#define EDP_PSR2_TP2_TIME_MASK (3 << 8)
> +#define EDP_PSR2_FRAME_BEFORE_SU_SHIFT 4
> +#define EDP_PSR2_FRAME_BEFORE_SU_MASK (0xf << 4)
> +#define EDP_PSR2_FRAME_BEFORE_SU(a) ((a) << 4)
> +#define EDP_PSR2_IDLE_FRAME_MASK 0xf
> +#define EDP_PSR2_IDLE_FRAME_SHIFT 0
>
> #define _PSR_EVENT_TRANS_A 0x60848
> #define _PSR_EVENT_TRANS_B 0x61848
More information about the Intel-gfx
mailing list