[Intel-gfx] [PATCH v2] Disabling FBC when PSR2 SU update enabled

Jason Le jason.v.le at intel.com
Tue Jun 9 00:37:29 UTC 2020


---
 drivers/gpu/drm/i915/display/intel_fbc.c | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/drivers/gpu/drm/i915/display/intel_fbc.c b/drivers/gpu/drm/i915/display/intel_fbc.c
index 52bc7483adb5..1505d93c6685 100644
--- a/drivers/gpu/drm/i915/display/intel_fbc.c
+++ b/drivers/gpu/drm/i915/display/intel_fbc.c
@@ -1419,9 +1419,9 @@ void intel_fbc_init(struct drm_i915_private *dev_priv)
 	drm_dbg_kms(&dev_priv->drm, "Sanitized enable_fbc value: %d\n",
 		    i915_modparams.enable_fbc);
 
-	if (i915_modparams.enable_psr) {
-               i915_modparams.enable_fbc = 0;
-                DRM_DEBUG_KMS("PSR enabled. FBC no longer needed.  Disable FBC. \n");
+	if (i915_modparams.enable_psr && dev_priv->psr.sink_psr2_support) {
+		i915_modparams.enable_fbc = 0;
+		DRM_DEBUG_KMS("PSR enabled. FBC no longer needed.  Disable FBC. \n");
 	}
 
 
-- 
2.17.1



More information about the Intel-gfx mailing list