[Intel-gfx] [PATCH v5 0/7] DP Phy compliance auto test
Animesh Manna
animesh.manna at intel.com
Mon Mar 16 10:37:52 UTC 2020
Driver changes mainly to process the request coming from Test equipment
as short pulse hpd interrupt to change link-pattern/v-swing/pre-emphasis
Complete auto test suite takes much lesser time than manual run.
Overall design:
--------------
Automate test request will come to source device as HDP short pulse
interrupt from test scope.
Read DPCD 0x201, Check for bit 1 for automated test request.
If set continue and read DPCD 0x218.
Check for bit 3 for phy test pattern, If set continue.
Get the requested test pattern through DPCD 0x248.
Compute requested voltage swing level and pre-emphasis level
from DPCD 0x206 and 0x207
Set signal level through vswing programming sequence.
Write DDI_COMP_CTL and DDI_COMP_PATx as per requested pattern.
Configure the link and write the new test pattern through DPCD.
High level patch description.
-----------------------------
patch 1: Align macro name as per DP spec..
patch 2: drm level api added to get/set test pattern as per vesa
DP spec. This maybe useful for other driver so added in drm layer.
patch 3: vswing/preemphasis adjustment calculation is needed during
phy compliance request processing along with existing link training
process, so moved the same function in intel_dp.c.
patch 4: Preparation for auto phy compliance test scope request.
patch 5: Added debugfs entry for phy compliance.
patch 6: Register difnition of DP compliance register added.
patch 7: This patch os mainly processing the request.
Complete phy compliance test suite executed and received positive result.
v1: Redesigned the code as per review feedback from Manasi on RFC.
v2: Addressed review comments from Manasi.
v3: Addressed review commnets from Harry, Ville, Jani.
v4: Had design closure and added fixes after complete test-run.
(Thanks to Khaled/Manasi/Clint for fixes and test execution)
v5: Fixed some nitpicks by Manasi.
Animesh Manna (7):
drm/amd/display: Align macro name as per DP spec
drm/dp: get/set phy compliance pattern
drm/i915/dp: Made intel_dp_adjust_train() non-static
drm/i915/dp: Preparation for DP phy compliance auto test
drm/i915/dp: Add debugfs entry for DP phy compliance
drm/i915/dp: Register definition for DP compliance register
drm/i915/dp: Program vswing, pre-emphasis, test-pattern
.../gpu/drm/amd/display/dc/core/dc_link_dp.c | 2 +-
drivers/gpu/drm/drm_dp_helper.c | 94 ++++++++++
.../drm/i915/display/intel_display_debugfs.c | 12 +-
.../drm/i915/display/intel_display_types.h | 1 +
drivers/gpu/drm/i915/display/intel_dp.c | 171 ++++++++++++++++++
drivers/gpu/drm/i915/display/intel_dp.h | 1 +
.../drm/i915/display/intel_dp_link_training.c | 9 +-
.../drm/i915/display/intel_dp_link_training.h | 4 +
drivers/gpu/drm/i915/i915_reg.h | 20 ++
include/drm/drm_dp_helper.h | 33 +++-
10 files changed, 339 insertions(+), 8 deletions(-)
--
2.24.0
More information about the Intel-gfx
mailing list