[Intel-gfx] [PATCH 1/3] drm/i915: Mark concurrent submissions with a weak-dependency
tvrtko.ursulin at linux.intel.com
Thu May 7 15:23:59 UTC 2020
On 07/05/2020 16:00, Chris Wilson wrote:
> Quoting Tvrtko Ursulin (2020-05-07 15:53:08)
>> On 07/05/2020 09:21, Chris Wilson wrote:
>>> We recorded the dependencies for WAIT_FOR_SUBMIT in order that we could
>>> correctly perform priority inheritance from the parallel branches to the
>>> common trunk. However, for the purpose of timeslicing and reset
>>> handling, the dependency is weak -- as we the pair of requests are
>>> allowed to run in parallel and not in strict succession. So for example
>>> we do need to suspend one if the other hangs.
>>> The real significance though is that this allows us to rearrange
>>> groups of WAIT_FOR_SUBMIT linked requests along the single engine, and
>>> so can resolve user level inter-batch scheduling dependencies from user
>>> Fixes: c81471f5e95c ("drm/i915: Copy across scheduler behaviour flags across submit fences")
>>> Testcase: igt/gem_exec_fence/submit
>>> Signed-off-by: Chris Wilson <chris at chris-wilson.co.uk>
>>> Cc: Tvrtko Ursulin <tvrtko.ursulin at intel.com>
>>> Cc: <stable at vger.kernel.org> # v5.6+
>>> drivers/gpu/drm/i915/gt/intel_lrc.c | 9 +++++++++
>>> drivers/gpu/drm/i915/i915_request.c | 8 ++++++--
>>> drivers/gpu/drm/i915/i915_scheduler.c | 6 +++---
>>> drivers/gpu/drm/i915/i915_scheduler.h | 3 ++-
>>> drivers/gpu/drm/i915/i915_scheduler_types.h | 1 +
>>> 5 files changed, 21 insertions(+), 6 deletions(-)
>>> diff --git a/drivers/gpu/drm/i915/gt/intel_lrc.c b/drivers/gpu/drm/i915/gt/intel_lrc.c
>>> index dc3f2ee7136d..10109f661bcb 100644
>>> --- a/drivers/gpu/drm/i915/gt/intel_lrc.c
>>> +++ b/drivers/gpu/drm/i915/gt/intel_lrc.c
>>> @@ -1880,6 +1880,9 @@ static void defer_request(struct i915_request *rq, struct list_head * const pl)
>>> struct i915_request *w =
>>> container_of(p->waiter, typeof(*w), sched);
>>> + if (p->flags & I915_DEPENDENCY_WEAK)
>>> + continue;
>> I did not quite get it - submit fence dependency would mean different
>> engines, so the below check (w->engine != rq->engine) would effectively
>> have the same effect. What am I missing?
> That submit fences can be between different contexts on the same engine.
> The example (from mesa) is where we have two interdependent clients
> which are using their own userlevel scheduling inside each batch, i.e.
> waiting on semaphores.
But if submit fence was used that means the waiter should never be
submitted ahead of the signaler. And with this change it could get ahead
in the priolist, no?
More information about the Intel-gfx