[Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for VRR/Adaptive Sync enabling in i915 (rev2)

Patchwork patchwork at emeril.freedesktop.org
Fri Oct 23 17:50:21 UTC 2020


== Series Details ==

Series: VRR/Adaptive Sync enabling in i915 (rev2)
URL   : https://patchwork.freedesktop.org/series/82966/
State : warning

== Summary ==

$ dim checkpatch origin/drm-tip
079903f97657 drm/i915: Add REG_FIELD_PREP to VRR register def
34bcabeb4cdc drm/i915/display/vrr: Create VRR file and add VRR capability check
-:30: WARNING:FILE_PATH_CHANGES: added, moved or deleted file(s), does MAINTAINERS need updating?
#30: 
new file mode 100644

-:35: WARNING:SPDX_LICENSE_TAG: Improper SPDX comment style for 'drivers/gpu/drm/i915/display/intel_vrr.c', please use '//' instead
#35: FILE: drivers/gpu/drm/i915/display/intel_vrr.c:1:
+/* SPDX-License-Identifier: MIT */

-:35: WARNING:SPDX_LICENSE_TAG: Missing or malformed SPDX-License-Identifier tag in line 1
#35: FILE: drivers/gpu/drm/i915/display/intel_vrr.c:1:
+/* SPDX-License-Identifier: MIT */

-:72: WARNING:BLOCK_COMMENT_STYLE: Block comments should align the * on each line
#72: FILE: drivers/gpu/drm/i915/display/intel_vrr.h:4:
+ * Copyright © 2019 Intel Corporation
+*/

total: 0 errors, 4 warnings, 0 checks, 54 lines checked
575c776fcd14 drm/i915/display/dp: Attach and set drm connector VRR property
f6539e810029 drm/i915/display/dp: Add VRR crtc state variables
2f683b532029 drm/i915/display/dp: Compute VRR state in atomic_check
4166383fc218 drm/i915/display/dp: Do not enable PSR if VRR is enabled
eb5fbde0f099 drm/i915/display/vrr: Configure and enable VRR in modeset enable
-:56: WARNING:LONG_LINE: line length of 110 exceeds 100 columns
#56: FILE: drivers/gpu/drm/i915/display/intel_vrr.c:75:
+	u32 trans_vrr_ctl = 0, trans_vrr_vmax = 0, trans_vrr_vmin = 0, trans_vrr_flipline = 0, trans_push = 0;

total: 0 errors, 1 warnings, 0 checks, 65 lines checked
e54bfcb81993 drm/i915/display/vrr: Send VRR push to flip the frame
1ad704e2734c drm/i915/display/vrr: Disable VRR in modeset disable path
19de88b31e66 drm/i915/display/vrr: Set IGNORE_MSA_PAR state in DP Sink
fffbfc7cc4a0 drm/i915/display: Add HW state readout for VRR




More information about the Intel-gfx mailing list