[Intel-gfx] [PATCH v6 00/24] Introduce DG1
Lucas De Marchi
lucas.demarchi at intel.com
Wed Sep 30 06:42:10 UTC 2020
v6:
- Remove already applied patches and rebase the rest, particularly on
top of DPLL and hotplug changes
- Add new workarounds
- Reword commit messages regarding DDIA, DDIB, TC1 and TC2 ports
- Colletc R-b
The DPLL and hotplug changes are not tested as testing depends on
the lmem patches. They are still wip and do not apply cleanly in
drm-tip.
Aditya Swarup (3):
drm/i915/dg1: Add DPLL macros for DG1
drm/i915/dg1: Add and setup DPLLs for DG1
drm/i915/dg1: Enable first 2 ports for DG1
Anshuman Gupta (2):
drm/i915/dg1: DG1 does not support DC6
drm/i915/dg1: Change DMC_DEBUG{1, 2} registers
Clinton A Taylor (1):
drm/i915/dg1: invert HPD pins
Lucas De Marchi (7):
drm/i915/dg1: add more PCI ids
drm/i915/dg1: Define MOCS table for DG1
drm/i915/dg1: Enable DPLL for DG1
drm/i915/dg1: add hpd interrupt handling
drm/i915/dg1: gmbus pin mapping
drm/i915/dg1: map/unmap pll clocks
drm/i915/dg1: enable PORT C/D aka D/E
Matt Atwood (1):
drm/i915/dg1: Load DMC
Matt Roper (6):
drm/i915/dg1: Initialize RAWCLK properly
drm/i915/dg1: Wait for pcode/uncore handshake at startup
drm/i915/dg1: Don't program PHY_MISC for PHY-C and PHY-D
drm/i915/dg1: Update comp master/slave relationships for PHYs
drm/i915/dg1: Update voltage swing tables for DP
drm/i915/dg1: provide port/phy mapping for vbt
Michel Thierry (1):
drm/i915/dgfx: define llc and snooping behaviour
Stuart Summers (1):
drm/i915/dg1: Add initial DG1 workarounds
Uma Shankar (1):
drm/i915/dg1: Add DG1 power wells
Venkata Sandeep Dhanalakota (1):
drm/i915/dg1: Increase mmio size to 4MB
drivers/gpu/drm/i915/display/intel_bios.c | 12 +-
drivers/gpu/drm/i915/display/intel_cdclk.c | 16 +-
.../gpu/drm/i915/display/intel_combo_phy.c | 7 +-
drivers/gpu/drm/i915/display/intel_csr.c | 12 +-
drivers/gpu/drm/i915/display/intel_ddi.c | 126 ++++++++++-
drivers/gpu/drm/i915/display/intel_display.c | 46 +++-
.../drm/i915/display/intel_display_debugfs.c | 9 +-
.../drm/i915/display/intel_display_power.c | 211 +++++++++++++++++-
drivers/gpu/drm/i915/display/intel_dpll_mgr.c | 54 ++++-
drivers/gpu/drm/i915/display/intel_dpll_mgr.h | 17 ++
drivers/gpu/drm/i915/display/intel_gmbus.c | 15 +-
drivers/gpu/drm/i915/display/intel_hdmi.c | 9 +-
drivers/gpu/drm/i915/display/intel_sprite.c | 4 +-
drivers/gpu/drm/i915/gt/intel_mocs.c | 41 +++-
drivers/gpu/drm/i915/gt/intel_workarounds.c | 111 +++++++--
drivers/gpu/drm/i915/i915_drv.c | 3 +
drivers/gpu/drm/i915/i915_irq.c | 67 +++++-
drivers/gpu/drm/i915/i915_pci.c | 4 +
drivers/gpu/drm/i915/i915_reg.h | 62 ++++-
drivers/gpu/drm/i915/intel_pm.c | 39 ++--
drivers/gpu/drm/i915/intel_sideband.c | 15 ++
drivers/gpu/drm/i915/intel_sideband.h | 2 +
drivers/gpu/drm/i915/intel_uncore.c | 4 +
include/drm/i915_pciids.h | 5 +-
24 files changed, 802 insertions(+), 89 deletions(-)
--
2.28.0
More information about the Intel-gfx
mailing list