[Intel-gfx] [PATCH v2 1/2] drm/i915/selftests: Exercise relative mmio paths to non-privileged registers
Matt Roper
matthew.d.roper at intel.com
Tue Jan 19 18:01:54 UTC 2021
On Thu, Jan 14, 2021 at 10:38:21AM +0000, Chris Wilson wrote:
> Verify that context isolation is also preserved when accessing
> context-local registers with relative-mmio commands.
>
> Signed-off-by: Chris Wilson <chris at chris-wilson.co.uk>
> ---
> drivers/gpu/drm/i915/gt/selftest_lrc.c | 88 ++++++++++++++++++++------
> 1 file changed, 67 insertions(+), 21 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/gt/selftest_lrc.c b/drivers/gpu/drm/i915/gt/selftest_lrc.c
> index 920979a89413..a55cbf524692 100644
> --- a/drivers/gpu/drm/i915/gt/selftest_lrc.c
> +++ b/drivers/gpu/drm/i915/gt/selftest_lrc.c
> @@ -911,7 +911,9 @@ create_user_vma(struct i915_address_space *vm, unsigned long size)
> }
>
> static struct i915_vma *
> -store_context(struct intel_context *ce, struct i915_vma *scratch)
> +store_context(struct intel_context *ce,
> + struct i915_vma *scratch,
> + bool relative)
> {
> struct i915_vma *batch;
> u32 dw, x, *cs, *hw;
> @@ -940,6 +942,9 @@ store_context(struct intel_context *ce, struct i915_vma *scratch)
> hw += LRC_STATE_OFFSET / sizeof(*hw);
> do {
> u32 len = hw[dw] & 0x7f;
> + u32 cmd = MI_STORE_REGISTER_MEM_GEN8;
> + u32 offset = 0;
> + u32 mask = ~0;
>
> if (hw[dw] == 0) {
> dw++;
> @@ -951,11 +956,19 @@ store_context(struct intel_context *ce, struct i915_vma *scratch)
> continue;
> }
>
> + if (hw[dw] & MI_LRI_LRM_CS_MMIO) {
> + mask = 0xfff;
> + if (relative)
> + cmd |= MI_LRI_LRM_CS_MMIO;
> + else
> + offset = ce->engine->mmio_base;
> + }
Do we also need to handle bit 17 (MMIO remap) here too? E.g., a context
running on a VCS2 engine could have addresses that reference VCS0 if
this bit is set.
Matt
> +
> dw++;
> len = (len + 1) / 2;
> while (len--) {
> - *cs++ = MI_STORE_REGISTER_MEM_GEN8;
> - *cs++ = hw[dw];
> + *cs++ = cmd;
> + *cs++ = (hw[dw] & mask) + offset;
> *cs++ = lower_32_bits(scratch->node.start + x);
> *cs++ = upper_32_bits(scratch->node.start + x);
>
> @@ -994,6 +1007,7 @@ static struct i915_request *
> record_registers(struct intel_context *ce,
> struct i915_vma *before,
> struct i915_vma *after,
> + bool relative,
> u32 *sema)
> {
> struct i915_vma *b_before, *b_after;
> @@ -1001,11 +1015,11 @@ record_registers(struct intel_context *ce,
> u32 *cs;
> int err;
>
> - b_before = store_context(ce, before);
> + b_before = store_context(ce, before, relative);
> if (IS_ERR(b_before))
> return ERR_CAST(b_before);
>
> - b_after = store_context(ce, after);
> + b_after = store_context(ce, after, relative);
> if (IS_ERR(b_after)) {
> rq = ERR_CAST(b_after);
> goto err_before;
> @@ -1075,7 +1089,8 @@ record_registers(struct intel_context *ce,
> goto err_after;
> }
>
> -static struct i915_vma *load_context(struct intel_context *ce, u32 poison)
> +static struct i915_vma *
> +load_context(struct intel_context *ce, u32 poison, bool relative)
> {
> struct i915_vma *batch;
> u32 dw, *cs, *hw;
> @@ -1102,7 +1117,10 @@ static struct i915_vma *load_context(struct intel_context *ce, u32 poison)
> hw = defaults;
> hw += LRC_STATE_OFFSET / sizeof(*hw);
> do {
> + u32 cmd = MI_INSTR(0x22, 0);
> u32 len = hw[dw] & 0x7f;
> + u32 offset = 0;
> + u32 mask = ~0;
>
> if (hw[dw] == 0) {
> dw++;
> @@ -1114,11 +1132,19 @@ static struct i915_vma *load_context(struct intel_context *ce, u32 poison)
> continue;
> }
>
> + if (hw[dw] & MI_LRI_LRM_CS_MMIO) {
> + mask = 0xfff;
> + if (relative)
> + cmd |= MI_LRI_LRM_CS_MMIO;
> + else
> + offset = ce->engine->mmio_base;
> + }
> +
> dw++;
> + *cs++ = cmd | len;
> len = (len + 1) / 2;
> - *cs++ = MI_LOAD_REGISTER_IMM(len);
> while (len--) {
> - *cs++ = hw[dw];
> + *cs++ = (hw[dw] & mask) + offset;
> *cs++ = poison;
> dw += 2;
> }
> @@ -1135,14 +1161,18 @@ static struct i915_vma *load_context(struct intel_context *ce, u32 poison)
> return batch;
> }
>
> -static int poison_registers(struct intel_context *ce, u32 poison, u32 *sema)
> +static int
> +poison_registers(struct intel_context *ce,
> + u32 poison,
> + bool relative,
> + u32 *sema)
> {
> struct i915_request *rq;
> struct i915_vma *batch;
> u32 *cs;
> int err;
>
> - batch = load_context(ce, poison);
> + batch = load_context(ce, poison, relative);
> if (IS_ERR(batch))
> return PTR_ERR(batch);
>
> @@ -1192,7 +1222,7 @@ static int compare_isolation(struct intel_engine_cs *engine,
> struct i915_vma *ref[2],
> struct i915_vma *result[2],
> struct intel_context *ce,
> - u32 poison)
> + u32 poison, bool relative)
> {
> u32 x, dw, *hw, *lrc;
> u32 *A[2], *B[2];
> @@ -1241,6 +1271,7 @@ static int compare_isolation(struct intel_engine_cs *engine,
> hw += LRC_STATE_OFFSET / sizeof(*hw);
> do {
> u32 len = hw[dw] & 0x7f;
> + bool is_relative = relative;
>
> if (hw[dw] == 0) {
> dw++;
> @@ -1252,6 +1283,9 @@ static int compare_isolation(struct intel_engine_cs *engine,
> continue;
> }
>
> + if (!(hw[dw] & MI_LRI_LRM_CS_MMIO))
> + is_relative = false;
> +
> dw++;
> len = (len + 1) / 2;
> while (len--) {
> @@ -1263,9 +1297,10 @@ static int compare_isolation(struct intel_engine_cs *engine,
> break;
>
> default:
> - pr_err("%s[%d]: Mismatch for register %4x, default %08x, reference %08x, result (%08x, %08x), poison %08x, context %08x\n",
> - engine->name, dw,
> - hw[dw], hw[dw + 1],
> + pr_err("%s[%d]: Mismatch for register %4x [using relative? %s], default %08x, reference %08x, result (%08x, %08x), poison %08x, context %08x\n",
> + engine->name, dw, hw[dw],
> + yesno(is_relative),
> + hw[dw + 1],
> A[0][x], B[0][x], B[1][x],
> poison, lrc[dw + 1]);
> err = -EINVAL;
> @@ -1291,7 +1326,8 @@ static int compare_isolation(struct intel_engine_cs *engine,
> return err;
> }
>
> -static int __lrc_isolation(struct intel_engine_cs *engine, u32 poison)
> +static int
> +__lrc_isolation(struct intel_engine_cs *engine, u32 poison, bool relative)
> {
> u32 *sema = memset32(engine->status_page.addr + 1000, 0, 1);
> struct i915_vma *ref[2], *result[2];
> @@ -1321,7 +1357,7 @@ static int __lrc_isolation(struct intel_engine_cs *engine, u32 poison)
> goto err_ref0;
> }
>
> - rq = record_registers(A, ref[0], ref[1], sema);
> + rq = record_registers(A, ref[0], ref[1], relative, sema);
> if (IS_ERR(rq)) {
> err = PTR_ERR(rq);
> goto err_ref1;
> @@ -1349,13 +1385,13 @@ static int __lrc_isolation(struct intel_engine_cs *engine, u32 poison)
> goto err_result0;
> }
>
> - rq = record_registers(A, result[0], result[1], sema);
> + rq = record_registers(A, result[0], result[1], relative, sema);
> if (IS_ERR(rq)) {
> err = PTR_ERR(rq);
> goto err_result1;
> }
>
> - err = poison_registers(B, poison, sema);
> + err = poison_registers(B, poison, relative, sema);
> if (err) {
> WRITE_ONCE(*sema, -1);
> i915_request_put(rq);
> @@ -1369,7 +1405,7 @@ static int __lrc_isolation(struct intel_engine_cs *engine, u32 poison)
> }
> i915_request_put(rq);
>
> - err = compare_isolation(engine, ref, result, A, poison);
> + err = compare_isolation(engine, ref, result, A, poison, relative);
>
> err_result1:
> i915_vma_put(result[1]);
> @@ -1431,13 +1467,23 @@ static int live_lrc_isolation(void *arg)
> for (i = 0; i < ARRAY_SIZE(poison); i++) {
> int result;
>
> - result = __lrc_isolation(engine, poison[i]);
> + result = __lrc_isolation(engine, poison[i], false);
> if (result && !err)
> err = result;
>
> - result = __lrc_isolation(engine, ~poison[i]);
> + result = __lrc_isolation(engine, ~poison[i], false);
> if (result && !err)
> err = result;
> +
> + if (intel_engine_has_relative_mmio(engine)) {
> + result = __lrc_isolation(engine, poison[i], true);
> + if (result && !err)
> + err = result;
> +
> + result = __lrc_isolation(engine, ~poison[i], true);
> + if (result && !err)
> + err = result;
> + }
> }
> intel_engine_pm_put(engine);
> if (igt_flush_test(gt->i915)) {
> --
> 2.20.1
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx at lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/intel-gfx
--
Matt Roper
Graphics Software Engineer
VTT-OSGC Platform Enablement
Intel Corporation
(916) 356-2795
More information about the Intel-gfx
mailing list