[Intel-gfx] [PATCH] drm/i915/adl_s: Fix dma_mask_size to 39 bit
Tejas Upadhyay
tejaskumarx.surendrakumar.upadhyay at intel.com
Wed Jul 7 08:22:26 UTC 2021
46 bit addressing enables you to use 4 bits to support some
MKTME features, and 3 more bits for Optane support that uses
a subset of MTKME for persistent memory.
But display sticking to 39 bit addressing, thus setting dma_mask_size
to 39 fixes below tests :
igt at i915_selftest@live at mman
kms_big_fb --r linear-32bpp-rotate-0
Signed-off-by: Tejas Upadhyay <tejaskumarx.surendrakumar.upadhyay at intel.com>
---
drivers/gpu/drm/i915/i915_pci.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/i915/i915_pci.c b/drivers/gpu/drm/i915/i915_pci.c
index a7bfdd827bc8..0fea4c0c6d48 100644
--- a/drivers/gpu/drm/i915/i915_pci.c
+++ b/drivers/gpu/drm/i915/i915_pci.c
@@ -934,7 +934,7 @@ static const struct intel_device_info adl_s_info = {
.display.has_psr_hw_tracking = 0,
.platform_engine_mask =
BIT(RCS0) | BIT(BCS0) | BIT(VECS0) | BIT(VCS0) | BIT(VCS2),
- .dma_mask_size = 46,
+ .dma_mask_size = 39,
};
#define XE_LPD_CURSOR_OFFSETS \
--
2.31.1
More information about the Intel-gfx
mailing list