[Intel-gfx] [PATCH 0/5] Pipe DMC bits + PSR fix
Anusha Srivatsa
anusha.srivatsa at intel.com
Thu Jun 17 21:12:20 UTC 2021
Pipe DMC series exposed a corner case in PSR patches
that were merged recently. Sending the fix along with
the Pipe DMC bits to get ensure that CI has no
regressions.
Anusha Srivatsa (4):
drm/i915/dmc: Introduce DMC_FW_MAIN
drm/i915/xelpd: Pipe A DMC plugging
drm/i915/adl_p: Pipe B DMC Support
drm/i915/adl_p: Load DMC
Gwan-gyeong Mun (1):
drm/i915/display: Limit disabling PSR around cdclk changes to ADL-P
drivers/gpu/drm/i915/display/intel_cdclk.c | 22 ++-
.../drm/i915/display/intel_display_debugfs.c | 6 +-
.../drm/i915/display/intel_display_power.c | 5 +-
drivers/gpu/drm/i915/display/intel_dmc.c | 165 ++++++++++--------
drivers/gpu/drm/i915/display/intel_dmc.h | 23 ++-
drivers/gpu/drm/i915/i915_reg.h | 2 +-
6 files changed, 139 insertions(+), 84 deletions(-)
--
2.32.0
More information about the Intel-gfx
mailing list