[Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915: DP per-lane drive settings prep work (rev4)

Patchwork patchwork at emeril.freedesktop.org
Wed Sep 29 18:05:37 UTC 2021


== Series Details ==

Series: drm/i915: DP per-lane drive settings prep work (rev4)
URL   : https://patchwork.freedesktop.org/series/95122/
State : success

== Summary ==

CI Bug Log - changes from CI_DRM_10660 -> Patchwork_21192
====================================================

Summary
-------

  **SUCCESS**

  No regressions found.

  External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21192/index.html


Changes
-------

  No changes found


Participating hosts (33 -> 28)
------------------------------

  Missing    (5): bat-dg1-6 fi-tgl-u2 fi-bsw-cyan bat-adlp-4 bat-jsl-1 


Build changes
-------------

  * Linux: CI_DRM_10660 -> Patchwork_21192

  CI-20190529: 20190529
  CI_DRM_10660: 05888a7b7b4aec560d6692e5e9173adc7e76c0df @ git://anongit.freedesktop.org/gfx-ci/linux
  IGT_6227: 6ac2da7fd6b13f04f9aa0ec10f86b831d2756946 @ https://gitlab.freedesktop.org/drm/igt-gpu-tools.git
  Patchwork_21192: def5bc2e3c93d986e7f69476bb0722ea7cbe0f11 @ git://anongit.freedesktop.org/gfx-ci/linux


== Linux commits ==

def5bc2e3c93 drm/i915: Allow per-lane drive settings with LTTPRs
24cdd73489e8 drm/i915: Prepare link training for per-lane drive settings
68f42730e749 drm/i915: Pass the lane to intel_ddi_level()
025b7bd7473d drm/i915: Nuke intel_ddi_hdmi_num_entries()
40be81462b60 drm/i915: Hoover the level>=n_entries WARN into intel_ddi_level()
96ccc8d77127 drm/i915: De-wrapper bxt_ddi_phy_set_signal_levels()
148ee4908c2b drm/i915: Nuke usless .set_signal_levels() wrappers
12af5655d6e9 drm/i915: Generalize .set_signal_levels()
5ca7aed58062 drm/i915: s/ddi_translations/trans/

== Logs ==

For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_21192/index.html
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://lists.freedesktop.org/archives/intel-gfx/attachments/20210929/31e734c0/attachment.htm>


More information about the Intel-gfx mailing list